Phase interpolator circuits and methods

Details Phase interpolator circuits and methods Phase interpolator circuits and methods

2011-03-29

2011-03-29

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S355000

Reexamination Certificate

active

07915941

ABSTRACT:
A phase interpolator circuit includes first and second low pass filter circuits and a multiplier circuit. The first low pass filter circuit increases a common mode voltage of a clock signal to generate a first varying signal. The second low pass filter circuit increases a common mode voltage of a clock signal to generate a second varying signal. The first low pass filter circuit can include a first variable capacitance, and the second low pass filter circuit can include a second variable capacitance. The multiplier circuit has a first input coupled to the first low pass filter circuit and a second input coupled to the second low pass filter circuit. The multiplier circuit generates a third varying signal in response to the first and the second varying signals. The phase interpolator circuit generates a phase shift in the third varying signal.

REFERENCES:
patent: 5831484 (1998-11-01), Lukes et al.
patent: 6111445 (2000-08-01), Zerbe et al.
patent: 6198780 (2001-03-01), Kang
patent: 6366148 (2002-04-01), Kim
patent: 6775344 (2004-08-01), Buhler et al.
patent: 7166995 (2007-01-01), Huang et al.
patent: 7409012 (2008-08-01), Martin et al.
patent: 7532053 (2009-05-01), Rausch
patent: 7595687 (2009-09-01), Mortensen et al.
patent: 2007/0247196 (2007-10-01), Niedermeier et al.
Muneo Fukaishi, et al., “A 20-Gb/s CMOS Multichannel Transmitter and Receiver Chip Set for Ultra-High-Resolution Digital Displays,” IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1611-1618.
Rainer Kreienkamp, et al., “A 10-Gb/s CMOS Clock and Data Recovery Circuit With an Analog Phase Interpolator,” IEEE Journal of Solid-State Circuits, vol. 40, No. 3, Mar. 2005, pp. 736-743.
Stefanos Sidiropoulos, et al., “A Semidigital Dual Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1683-1692.
Kostas Pagiamtzis, “ECE1352 Analog Integrated Circuits Reading Assignment: Phase Interpolating Circuits,” Nov. 12, 2001, pp. 1-19.

Affiliated with

Also associated with

Rating

Phase interpolator circuits and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase interpolator circuits and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase interpolator circuits and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2726518