Phase frequency detector with programmable delay

Details Phase frequency detector with programmable delay Phase frequency detector with programmable delay

2007-07-10

2007-07-10

Chang, Joseph (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

With reference oscillator or source

C327S008000

Reexamination Certificate

active

11084335

ABSTRACT:
Methods and systems for locking a phase locked loop (PLL) are disclosed herein. A first impulse signal may be generated utilizing an input reference signal. A second impulse signal may be generated utilizing an input divided signal. A programmable delay signal may be generated based on the generated first impulse signal and the generated second impulse signal. The generation of the first impulse signal and the generation of the second impulse signal may be controlled via the generated programmable delay signal. The generated first impulse signal and the generated second impulse signal may be delayed utilizing a programmable delay. The delayed first impulse signal and the delayed second impulse signal may be ANDed to generate the programmable delay signal, and the generated programmable delay signal may comprise a reset signal.

REFERENCES:
patent: 6320424 (2001-11-01), Kurd et al.
patent: 6441691 (2002-08-01), Jones et al.
patent: 2005/0017775 (2005-01-01), Starr

Affiliated with

Also associated with

Rating

Phase frequency detector with programmable delay does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase frequency detector with programmable delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase frequency detector with programmable delay will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3811248