Coded data generation or conversion – Converter compensation
Reexamination Certificate
2006-05-30
2006-05-30
Wamsley, Patrick (Department: 2819)
Coded data generation or conversion
Converter compensation
C341S141000
Reexamination Certificate
active
07053804
ABSTRACT:
Methods and controllers are provided to estimate and reduce phase errors between converters of time-interleaved analog-to-digital systems by generating corresponding error signals in the form of difference signals. The difference signals concern differences between magnitudes of first adjacent samples and interleaved second adjacent samples of the converters. The difference signals can be applied (e.g., to a converter's input sampler or to a variable delay element inserted after the converter) to substantially reduce the phase errors. The methods and controllers may be economically implemented because they can be realized with simple operations (e.g., addition and subtraction). Although some embodiments are facilitated with knowledge of parameters of the analog input signal, others do not require this knowledge so long as the signal is restricted to lie within a single Nyquist zone.
REFERENCES:
patent: 5155388 (1992-10-01), Corcoran et al.
patent: 5294926 (1994-03-01), Corcoran
patent: 5982821 (1999-11-01), Kingston et al.
patent: 6177893 (2001-01-01), Velazquez et al.
patent: 6335647 (2002-01-01), Nagano
patent: 6373415 (2002-04-01), King et al.
patent: 6384756 (2002-05-01), Tajiri et al.
patent: 6392575 (2002-05-01), Eklund
patent: 6414612 (2002-07-01), Quesenberry
patent: 6518905 (2003-02-01), Siferd
patent: 6522282 (2003-02-01), Elbornsson
patent: 6538592 (2003-03-01), Yang et al.
patent: 6570410 (2003-05-01), Manganaro
patent: 6600438 (2003-07-01), Hilton
patent: 6700515 (2004-03-01), Asami
patent: 6808307 (2004-10-01), Aslan et al.
patent: 6836235 (2004-12-01), Asami
patent: 6900750 (2005-05-01), Nairn
patent: 6943714 (2005-09-01), White
patent: 6982664 (2006-01-01), Nairn
Looney, Mark, “Advanced Digital Post-Processing Techniques Enhance Performance in Time-Interleaved ADC Systems”, Analog Dialogue 37-8, Aug., 2003, pp. 1-5, no date.
Elbornsson, J., “Blind Estimation of Timing Errors in Interleaved AD Converters”, Dept. of Electrical Engineering, Linkopings Universitet, Linkoping, Sweden, May, 2001, 4 pages, no date.
Sin, Sai-Weng, et al., “Timing-Mismatch Analysis in High-Speed Analog Front-End with Nonuniformly Holding Output”, Faculty of Science and Technology, University of Macau, Macau, China, May 2003, 4 pages, no date.
Analog Devices Inc.
Koppel Patrick & Heybl
Wamsley Patrick
LandOfFree
Phase-error reduction methods and controllers for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase-error reduction methods and controllers for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-error reduction methods and controllers for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3596789