Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By phase
Patent
1999-04-29
2000-06-13
Nuton, My-Trang
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By phase
G01R 2500, H03D 1300
Patent
active
060753889
ABSTRACT:
A phase detector circuit comprising a pump-up circuit and a pump-down circuit. The pump-up circuit may be configured to generate a pump-up signal in response to (i) a data signal, (ii) a half-rate clock signal and (iii) a quadrature of the half-rate clock signal. The pump-down circuit may be configured to generate a pump-down signal in response to (i) the pump-up signal and (ii) the quadrature of the half-rate clock signal.
REFERENCES:
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 5138281 (1992-08-01), Boudewijns
patent: 5384551 (1995-01-01), Kennedy et al.
patent: 5436938 (1995-07-01), Pigeon
patent: 5539345 (1996-07-01), Hawkins
patent: 5712580 (1998-01-01), Baumgartner et al.
patent: 5754080 (1998-05-01), Chen et al.
patent: 5926041 (1999-07-01), Duffy et al.
A 0.8-.mu.m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links, By: Chih-Kong Ken Yang and Mark A. Horowitz, IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996, pp. 2015-2023.
FP 15.3: A 1.25Gb/s, 460mW CMOS Transceiver for Serial Data Communication, By: Dao-Long Chen, Michael O. Baker, 1997 IEEE International Solid-State Circuits Conference, pp. 242-243.
FP 15.1: A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis, By: Alan Fiedler, Ross Mactaggart, James Welch, Shoba Krishnan, 1997 IEEE International Solid-State Circuits Conference, pp. 238-239.
Mohammad Navabi et al., U.S.S.N. 08/878,714, Phase Locked Loop (PLL) With Linear Parallel Sampling Phase Detector, filed Jun. 19, 1997.
Mohammad Navabi et al., U.S.S.N. 08/879,287, Phase Detector With Linear Output Response, Filed Jun. 19, 1997.
Kamal Dalmia, U.S.S.N. 09/302,214, Clock An Data Recovery PLL Based on Parallel Architecture, filed Apr. 29, 1999.
Kamal Dalmia, U.S.S.N. 09/283,058, Method, Architecture and Circuit for Half-Rate Clock and/or Data Recovery, filed Apr. 1, 1999.
Kamal Dalmia et al., U.S.S.N. 09/216,465, Phase Detector, filed Dec. 18, 1998.
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Nuton My-Trang
LandOfFree
Phase detector with extended linear range does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase detector with extended linear range, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase detector with extended linear range will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2071469