Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2011-07-05
2011-07-05
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S218000
Reexamination Certificate
active
07973581
ABSTRACT:
A flip-flop circuit includes: a first latch circuit that receives input of a data signal and a rise delay clock signal, raises a signal of a first node according to the fall of the rise delay clock signal, and lowers the signal of the first node according to the rise of the rise delay clock signal; a second latch circuit that receives input of the signal of the first node and the clock signal and lowers a signal of a second node at timing when the clock signal falls; a third latch circuit that receives input of the signal of the second node and the clock signal and generates an output signal for maintaining the data signal; and a pull-down circuit that pulls down the signal of the first node with the rise delay clock signal.
REFERENCES:
patent: 2005/0242861 (2005-11-01), Kanda et al.
patent: 02-002719 (1990-01-01), None
patent: 09-083358 (1997-03-01), None
patent: 09-223960 (1997-08-01), None
patent: 11-330924 (1999-11-01), None
patent: 2000-082944 (2000-03-01), None
patent: 2003-218692 (2003-07-01), None
patent: 2005-318479 (2005-11-01), None
Japanese Office Action issued Dec. 22, 2009 for corresponding Japanese Application No. 2008-047158.
Japanese Office Action issued Mar. 30, 2010 for corresponding Japanese Application No. 2008-047157.
Yuan, Jiren et al. “High-Speed CMOS Circuit Technique” IEEE Journal of Solid-State Circuits, vol. 24, No. 1, Feb. 1989.
Larsson, Patrik et al. “Impact of Clock Slope on True Single Phase Clocked (TSPC) CMOS Circuits,” IEEE Journal of Solid-State Circuits, vol. 29, No. 6, Jun. 1994.
Koide Gen
Mizuhashi Hiroshi
Senda Michiru
Cheng Diana J
Donovan Lincoln
Rader & Fishman & Grauer, PLLC
Sony Corporation
LandOfFree
Phase detector, phase comparator, and clock synchronizing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase detector, phase comparator, and clock synchronizing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase detector, phase comparator, and clock synchronizing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2720633