Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-01-30
2008-12-02
Cox, Cassandra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S007000
Reexamination Certificate
active
07459949
ABSTRACT:
The disclosure relates to phase detectors. Charge up and charge down signals that are generated by a phase detector cause i) following detection of a first edge of a reference clock signal, switching on of a switching transistor of sink current; ii) following detection of an edge of a feedback clock signal falling within less than 180 degrees from the first edge, switching on of a switching transistor of source current and switching off of the switching transistor of sink current; and iii) following detection of an edge of another reference signal at a point in time about midway between the first edge and a next similar edge of the reference clock signal has past, switching off of the switching transistor of source current while maintaining the switching transistor of sink current switched off.
REFERENCES:
patent: 4792705 (1988-12-01), Ouyang et al.
patent: 5734279 (1998-03-01), Bereza
patent: 5966033 (1999-10-01), Miller
patent: 6271729 (2001-08-01), Sung et al.
patent: 6304116 (2001-10-01), Yoon et al.
patent: 6407601 (2002-06-01), Lin
patent: 6472914 (2002-10-01), Gu et al.
patent: 6483389 (2002-11-01), Lamb
patent: 6646478 (2003-11-01), Lamb
patent: 6774689 (2004-08-01), Sudjian
patent: 6876240 (2005-04-01), Moon et al.
patent: 6952462 (2005-10-01), Harrison
patent: 6989698 (2006-01-01), Jeong
patent: 7271621 (2007-09-01), Metz
patent: 2006/0170471 (2006-08-01), Haerle et al.
Kim et al., “A 64-MByte/s Bidirectional Data Strobed, Double-Data-Rate SDRAM with a 40-mW DLL for a 256-MByte Memory System”, IEEE Journal of Solid-State Circuits, vol. 33(1), Nov. 1998, pp. 1703-1710.
Moon et al., “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide Range Operation and Low-Jitter Performance,” IEEE Journal of Solid-State Circuits, vol. 35(3), Mar. 2000, pp. 377-384.
International Search Report for PCT Patent Application No. PCT/CA2008/000182, dated May 15, 2008.
Borden Ladner Gervais LLP
Cox Cassandra
Hung Shin
Mosaid Technologies Incorporated
LandOfFree
Phase detector circuit and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase detector circuit and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase detector circuit and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4031613