Phase demodulation method and apparatus using asynchronous sampl

Details Phase demodulation method and apparatus using asynchronous sampl Phase demodulation method and apparatus using asynchronous sampl

1994-04-25

1995-06-13

Chin, Stephen

Pulse or digital communications

Receivers

Angle modulation

375235, 375329, 329304, H04L 2722

Patent

active

054250579

ABSTRACT:
A method is presented for efficient VLSI implementation of a narrowband BPSK or QPSK demodulator which minimizes filter processing requirements. The demodulator implements a digital filter which spans a time duration of 8 symbols to realize a square root of raised cosine filter. The disadvantage of a conventional FIR filter, is that it requires a fixed ratio between the input sample rate and the FIR filter output rate. The subject invention employs a unique, flexible digital filter which provides one output per symbol while the input sample rate may vary from a low rate approaching two samples per symbol to over 128 samples per symbol. A key element of this approach is the digital phase locked loop used for symbol tracking which employs a direct digital synthesizer (DDS) as the frequency control element. In addition to providing symbol timing to the accuracy of the sample clock, the DDS also provides a fine measure of symbol timing phase at each sample clock. This high resolution timing phase information provided by the symbol timing NCO is used to select the filter coefficients to be applied at each sample. The resulting implementation is practical for a sample rate approaching 2 samples-per-symbol and can be used with sample rates as high as several hundred samples-per-symbol. The low clock rate permits very low power consumption for a fixed carrier frequency and symbol rate application, or a high clock rate can be used to enable the demodulator to be tuned over a wide range of potential carrier frequencies and symbol rates.

REFERENCES:
patent: 4180779 (1979-12-01), Hook et al.
patent: 4344178 (1982-08-01), Waters
patent: 4414675 (1983-11-01), Comroe
patent: 4501002 (1985-02-01), Auchterlonie
patent: 4538111 (1985-08-01), Giusto
patent: 4606051 (1986-08-01), Crabtree et al.
patent: 4612518 (1986-09-01), Gans et al.
patent: 4773083 (1988-09-01), Baumbach et al.
patent: 4800573 (1989-01-01), Cubo
patent: 4814719 (1989-05-01), Guyer
patent: 4833416 (1989-05-01), Attwood
patent: 4947409 (1990-08-01), Raith et al.
patent: 4949357 (1990-08-01), Schier
patent: 5062123 (1991-10-01), Geile et al.
patent: 5117195 (1992-05-01), Robbins
patent: 5179578 (1993-01-01), Ishizu
patent: 5268647 (1993-12-01), Ichiyoshi
patent: 5311546 (1994-05-01), Paik et al.
patent: 5311553 (1994-05-01), Chennakeshu et al.
Near Optimum Timing Recovery for Digitally Implemented Data Receivers, P Farhang-Boroujeny, IEEE Trans. of Com vol. 38 No. 9 Sep. 1990.

Affiliated with

Also associated with

Rating

Phase demodulation method and apparatus using asynchronous sampl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase demodulation method and apparatus using asynchronous sampl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase demodulation method and apparatus using asynchronous sampl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1316593