Phase comparison circuit and CDR circuit

Details Phase comparison circuit and CDR circuit Phase comparison circuit and CDR circuit

2008-05-06

2008-05-06

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By phase

C327S156000

Reexamination Certificate

active

07368954

ABSTRACT:
Providing a CDR circuit having a stable clock extracting function and a data regenerating function with a high-speed data input process by reducing the operation speed of the phase comparator circuit. With a phase comparator circuit capable of operating with a clock signal whose period is 2 times the unit time width of the inputted data signal, the pulse width of the phase error signal, representing the difference in phase between the transition point of the data signal and the transition point of the clock signal, is extended as much as the unit time width of the data signal.

REFERENCES:
patent: 5220275 (1993-06-01), Holmqvist
patent: 5359298 (1994-10-01), Abe
patent: 5428648 (1995-06-01), Fukuda
patent: 6225831 (2001-05-01), Dalmia et al.
patent: 6421404 (2002-07-01), Nakamura
patent: 6771728 (2004-08-01), Abernathy
patent: 2003/0142774 (2003-07-01), Takasoh et al.
patent: 2089601 (1992-06-01), None
patent: 11-112335 (1999-04-01), None
patent: 11-355133 (1999-12-01), None
patent: 2000077990 (2000-03-01), None
patent: 2001144592 (2001-05-01), None
patent: 2001-196907 (2001-07-01), None
patent: 2002171160 (2002-06-01), None
patent: 2002-314387 (2005-10-01), None
Nakamura, Kazuyuki; Fukaishi, Muneo; Abiko, Hitoshi; Matsumoto, Akira and Yotsuyanagi, Michio, A 6 Gbps CMOS Phase Detecting Demux Module Using Half-Frequency Clock, IEEE, 1998.
Savoj, Jafar and Razavi, Behzad, A 10-Gb/s CMOS Clock and Data Recovrey Circuit with a Half-Rate Linear Phase Detector, IEEE Journal of Solid-State Circuits, vol. 36, No. 5, May 2001, pp. 761-768.
Ohtomo, Yusuke; Kawamura, Tomoaki; Nishimura, Kazuyoshi, Nogawa, Masafumi; Koizumi;{acute over (H)}iroshi, and Togashi, Minouru, A 12.5 Gb/s CMOS BER Test Using a Jitter-Tolerant Parallel CDR, IEEE International Solid-State Circuits Conference, ISSCC Digest of Technical Papers, Feb. 2004, pp. 174-175.

Affiliated with

Also associated with

Rating

Phase comparison circuit and CDR circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase comparison circuit and CDR circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase comparison circuit and CDR circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2750322