Phase clocked latch having both parallel and shunt connected swi

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327201, 327203, 377 79, 377105, 377117, H03K 3356

Patent

active

054633400

ABSTRACT:
A general object of the present invention is to provide a latch of which demand is small. In a half-latch 101, control signals T2 and T2C which vary at late timings are applied to a main unit for data input (update) operation while control signals T1 and T1C which vary at early timings are applied to a feedback unit for data retaining operation. The data input (update) operation is never started until the data retaining operation is completed. The data retaining operation is practiced by retaining two signals having a negative logic relation with each other in a loop made up with two inverters. A signal related to retension of data and a signal newly input never reside in the same signal line. Thus, collision of those signals is avoided, and consequently, through-current due to the collision of the signals can be reduced.

REFERENCES:
patent: 3930169 (1975-12-01), Kuhn, Jr.
patent: 3993916 (1976-11-01), Copeland, III et al.
patent: 4394586 (1983-07-01), Morozumi
patent: 4495628 (1985-01-01), Zasio
patent: 4843254 (1989-06-01), Motegi et al.
patent: 5027382 (1991-06-01), Hiroe et al.
patent: 5081377 (1992-01-01), Freyman
patent: 5105100 (1992-04-01), Yamada
patent: 5202908 (1993-04-01), Hatada
patent: 5289518 (1994-02-01), Nakao
Principles of CMOS VLSI Design--A Systems Perspective. Neil H. E. Weste and Kamran Eshraghian. FIG. 5.50 (on p. 215).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Phase clocked latch having both parallel and shunt connected swi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase clocked latch having both parallel and shunt connected swi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase clocked latch having both parallel and shunt connected swi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1775991

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.