Static information storage and retrieval – Powering – Conservation of power
Reexamination Certificate
2006-12-22
2008-11-04
Mai, Son L (Department: 2827)
Static information storage and retrieval
Powering
Conservation of power
C365S154000, C365S156000, C365S226000
Reexamination Certificate
active
07447101
ABSTRACT:
A method of forming a memory cell includes coupling a first transistor between a supply rail of a memory cell and a node operable to accept a supply voltage. The method further includes coupling a second transistor between a ground rail of the cell and a node operable to accept a ground. In one embodiment, the method includes forming the cell to accept selectively applied external voltages, wherein the external voltages are selected to minimize leakage current in the cell. In another embodiment, the method includes forming at least one of the first and the second transistors to have a channel width and/or a threshold voltage selected to minimize a total leakage current in the cell.
REFERENCES:
patent: 5726562 (1998-03-01), Mizuno
patent: 6208170 (2001-03-01), Iwaki et al.
patent: 6515513 (2003-02-01), Ye et al.
patent: 6556071 (2003-04-01), Notani et al.
patent: 7055007 (2006-05-01), Flautner et al.
patent: 7164616 (2007-01-01), Miller et al.
patent: 7190187 (2007-03-01), Hua et al.
patent: 7298663 (2007-11-01), Houston et al.
patent: 7307899 (2007-12-01), Khellah et al.
patent: 2004/0109344 (2004-06-01), Yamauchi
patent: 2005/0135162 (2005-06-01), Somasekhar et al.
A. Agarwal, et al., “DRG-Cache: A Data Retention Gated-Ground Cache for Low Power1,” White Paper, School of Electrical and Computer Engineering, Purdue University, ACM 1-58113-461-4/02/0006, 6 pages, Jun. 10-14, 2001.
A. Agarwal, et al., “A Noise Tolerant Cache Design to Reduce Gate and Sub-threshold Leakage in the Nanometer Regime,” White Paper, School of Electrical and Computer Engineering, Purdue University, ACM 1-58113-682-X/03/0008, ISLPED'03, 4 pages, Aug. 25-27, 2003.
B. Amelifard, et al., “Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vtand Dual-ToxAssignment,” EDAA, 3-9810801-0-6/DATE06, 6 pages, © 2006.
N. Azizi, et al., “Low-Leakage Asymmetric-Cell SRAM,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1063-8210/03, vol. 11, No. 4, 15 pages, Aug. 2003.
Y. Cao, et al., “New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Simulation,” White Paper, Department of Electrical Engineering and Computer Science, University of California at Berkeley, IEEE 2000 Custom Integrated Circuits Conference, 0-7803-5809-0/00, 4 pages, © 2000.
S. Cserveny, et al., “Locally Switched and Limited Source-Body Bias and Other Leakage Reduction Techniques for a Low-Power Embedded SRAM,” IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 52, No. 10, 1057-7130, 5 pages, Oct. 2005.
K. Flautner, et al., “Drowsy Caches: Simple Techniques for Reducing Leakage Power,” IEEE Computer Society, Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA'02), 1063-6897/02, 10 pages, © 2002.
C.H. Kim, et al., “Dynamic Vt SRAM: A Leakage Tolerant Cache Memory for Low Voltage Microprocessors,” White Paper, Department of Electrical and Computer Engineering, Purdue University, ISLPED'02, ACM 1-58113-475-4/02/0008, 4 pages, Aug. 12-14, 2002.
C.H. Kim, et al., “A Forward Body-Biased Low-Leakage SRAM Cache: Device and Architecture Considerations,” White Paper, Department of Electrical and Computer Engineering, Purdue University, ISLPED'03, ACM 1-58113-682-X/03/0008, 4 pages, Aug. 25-27, 2003.
C.H. Kim, et al., “PVT-Aware Leakage Reduction for On-Die Caches with Improved Read Stability,” 2005 IEEE International Solid-State Circuits Conference, 0-7803-8904-2/05, 3 pages, © 2005.
D. Lee, et al., “Gate Oxide Leakage Current Analysis and Reduction for VLSI Circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1063-8210/04, vol. 12, No. 2, 12 pages, Feb. 2004.
C. Molina, et al., “Non Redundant Data Cache,” White Paper, ISLPED'03, ACM 1-58113-682-X/03/0008, 4 pages, Aug. 25-27, 2003.
S. Mukhopadhyay, et al., “Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, No. 12, 0278-0070, 22 pages, Dec. 2005.
M. Pedram, et al., “Design Considerations for Battery-Powered Electronics,” White Paper, Department of Electrical Engineering-Systems, University of Southern California, ACM 1-58113-109-7/99/06, 6 pages, © 1999.
M. Powell, et al., “Gated Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories,” White Paper, School of Electrical and Computer Engineering, Purdue University, ISLPED'00, ACM 1-58113-190-9/00/0007, 6 pages, © 2000.
H. Qin, et al., “SRAM Leakage Suppression by Minimizing Standby Supply Voltage,” Department of EECS, University of California at Berkeley, IEEE Computer Society, 0-7695-2093-6/04, 6 pages, © 2004.
E. Seevinck, et al., “Static-Noise Margin Analysis of MOS SRAM Cells,” IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, 0018-9200/87/1000-0748, 7 pages, Oct. 1987.
T. {hacek over (S)}imuníc, et al., “Cycle-Accurate Simulation of Energy Consumption in Embedded Systems,” White Paper, Computer Systems Lab, Stanford University, ACM 1-58113-092-9/99/0006, 6 pages, © 1999.
K. Zhang, et al., “SRAM Design on 65-nm CMOS Technology With Dynamic Sleep Transistor for Leakage Reduction,” IEEE Journal of Solid-State Circuits, vol. 40, No. 4, 0018-9200, 7 pages, Apr. 2005.
V. De, et al., “Techniques for leakage power reduction,” in Design of High-Performance Microprocessor Circuits, IEEE Press, ISBN 0-7803-3459-0, pp. 46-62, Book © 2001.
Y. Taur, et al., “Fundamentals of Modern VLSI Devices,” Cambridge University Press, pp. 200-202, © 1998.
Website Page, “Predictive Technology Model (PTM),” PTM-Introduction, www.eas.asu.edu/˜ptm/introduction.html, 1 page, Printed May 9, 2007.
Amelifard Behnam
Fallah Farzan
Pedram Massoud
Baker & Botts L.L.P.
Fujitsu Limited
Mai Son L
University of Southern California
LandOfFree
PG-gated data retention technique for reducing leakage in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PG-gated data retention technique for reducing leakage in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PG-gated data retention technique for reducing leakage in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4044101