Boots – shoes – and leggings
Patent
1994-06-22
1995-04-04
Black, Thomas G.
Boots, shoes, and leggings
395200, 364DIG1, 3642386, 36423951, 3642396, G06F 1300, G06F 1332
Patent
active
054044529
ABSTRACT:
Adapters attach the bus or video display of a personal computer or workstation to a high performance parallel interface (HIPPI) channel of a host computer. The HIPPI channel operates at a burst rate of 100 megabytes (MB) per second. The adapter includes an electrical circuit interface to provide compatible signal levels between the HIPPI channel and the bus of the personal computer or workstation. The adapter attaching the bus includes a first-in, first-out (FIFO) buffer that receives data words from the HIPPI channel. Control logic monitors the status of the FIFO buffer and interlocks the operation of the personal computer or workstation bus with the HIPPI channel so that proper data transfer is performed by the FIFO buffer. The adapter attaching the video display includes a pair of buffers operating in a ping-pong fashion to allow data to be written while data is being read. The buffers can be addressed by the personal computer or workstation as if they were internal memory. To allow a plurality of workstations to be connected to a single HIPPI channel, the HIPPI adapter is modified to include a pass through function allowing the devices to be connected in a "Daisy chain".
REFERENCES:
patent: 4298954 (1981-11-01), Bigelow et al.
patent: 4672570 (1987-06-01), Benken
patent: 4727538 (1988-02-01), Furchtgott et al.
patent: 4763317 (1988-08-01), Lehman et al.
patent: 4843466 (1989-06-01), Music et al.
patent: 4857991 (1989-08-01), Music et al.
patent: 4862154 (1989-08-01), Gonzalez-Lopez
patent: 4945495 (1990-07-01), Ueda
patent: 5117486 (1992-05-01), Clark et al.
patent: 5121480 (1992-06-01), Bonke et al.
patent: 5163132 (1992-11-01), DuLac et al.
"Data Flow Control at the Physical Layer Boundary", IBM Technical Disclosure Bulletin, vol. 30, No. 5, Oct. 1987, pp. 221-223.
"Swinging Buffer With Programmable Size", IBM Technical Disclosure Bulletin, vol. 30, No. 4, Sep. 1987, pp. 1432-1434.
Alexander, J., "A VME Interface to an IBM Mainframe Computer", Cern VMEBUS in Physics Conference Proceedings, Jan. 30, 1986, Geneva, Switzerland, pp. 291-296.
Tolmie, D., "The High-Speed Channel (HSC) Standard", Compcon Spring '89 digest of papers, 1989 IEEE, pp. 314-317.
Andrews, W., "ASIC Memories: Bigger, Faster & Customized", Computer Design, Oct. 1988 pp. 44-62.
Pai, T., "FIFO RAM Controller Tackles Deep Pasa Buffering", Computer Design, Aug. 1986, pp. 109-112.
Detschel William F.
Norton, Jr. Darwin W.
Paddock Richard C.
Black Thomas G.
Gonzalez Floyd A.
International Business Machines - Corporation
Loomis John C.
Murray James E.
LandOfFree
Personal computer bus and video adapter for high performance par does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Personal computer bus and video adapter for high performance par, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Personal computer bus and video adapter for high performance par will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2385021