Boots – shoes – and leggings
Patent
1988-06-10
1989-02-21
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1300
Patent
active
048071218
ABSTRACT:
A peripheral interface system is disclosed. An input-output processor is provided to receive input-output commands from a central processing unit. Up to four multiplexing units may be connected to the input-output processor, with each multiplexing unit providing an interface for up to four controller units, which may be used to control a peripheral device. The multiplexing unit includes a pair of data buffers, each with its own addressing circuit, and each functionally divided into four storage areas, each storage area providing four registers to store four parcels of data. Data is transferred between the input-output processor and the controller units by filing the storage area in a buffer from the local memory of the input-output processor in a serial fashion over a DMA channel provided between the multiplexer and the local memory. Data transferred from the storage area in the multiplexer to a controller is sent one parcel every four clock periods, according to a scanner/time slot synchronization scheme between the multiplexer and the up to four controllers which may be connected thereto. Similarly, data parcels are transferred from the controller to the multiplexer on a scanner/time slot basis, and from the storage area of the multiplexer to the memory in a serial, consecutive fashion over the DMA channel. In operation, the buffers of the multiplexer are alternately filled and emptied such that one may be filling while the other one is emptying. A pair of buffers are also provided in the controller unit, which also may be alternately filled and emptied as between the peripheral device and the multiplexer.
REFERENCES:
patent: 3319230 (1967-05-01), Astrahan et al.
patent: 3336582 (1967-08-01), Beausoleil et al.
patent: 3400372 (1968-09-01), Beausoleil et al.
patent: 3427592 (1969-02-01), Bahnsen et al.
patent: 3432813 (1969-03-01), Annunziata et al.
patent: 3564502 (1971-02-01), Boehner et al.
patent: 3582906 (1971-06-01), Beausoleil et al.
patent: 3623155 (1971-11-01), Hsiao
patent: 3688274 (1972-08-01), Cormier
patent: 3725864 (1973-04-01), Clark et al.
patent: 3812473 (1974-05-01), Tucker
patent: 3812475 (1974-05-01), Christiansen
patent: 4300193 (1981-11-01), Bradley et al.
patent: 4313160 (1982-01-01), Kaufman et al.
patent: 4455621 (1984-06-01), Pelley et al.
patent: 4460959 (1984-07-01), Lemay et al.
"M6800 Systems Reference and Data Sheets", Motorola Semi-Conductor Products, Inc., May 1975.
Preliminary Specifications: GTE 2114, S2114, 8104/8114 Static RAMs, GTE Microcircuits Division, 1980.
"Intelligent Standard Interface Specifications", SPEC 77653440, CD 6, REV B, Magnetic Peripherals, Inc., Apr. 30, 1982.
"Intelligent Peripheral Interface", Physical Level, Preliminary ANSI Working Document, X3T9.3/176 REV 7, Oct. 23, 1983.
"IPI Level 2 Disk Interface Preliminary Draft", Version 3.1, Jan. 6, 1984.
"Intelligent Peripheral Interface", Logical Level 3 for Intelligent I/O, Preliminary ANSI Working Document, X3T9.3/83-4, Rev. 2.0, Dec. 23, 1983.
Cray Research Inc.
Ruiz Adolfo
Shaw Gareth D.
LandOfFree
Peripheral interface system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Peripheral interface system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peripheral interface system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1527438