Peripheral interface having hold control logic for generating st

Details Peripheral interface having hold control logic for generating st Peripheral interface having hold control logic for generating st

1993-08-23

1996-04-30

Lee, Thomas C.

Boots, shoes, and leggings

395301, 395726, 395730, 395732, 3642301, 3642402, 36492792, 364DIG1, G06F 1502

Patent

active

055133720

ABSTRACT:
A peripheral interface unit (PIU) used by a microcontroller or microprocessor core having a pipelined architecture to access peripheral modules across a peripheral bus (PBUS). Data read or write accesses to registers in the core space are decoded and passed to the PIU. Then the access is executed across a peripheral address bus portion of the PBUS and a peripheral data bus of the PBUS by the PIU. In a pipelined architecture, during any one cycle there could exist up to two read accesses and one write access to the core registers. The PIU provides the needed logic to arbitrate these three access across the PBUS. In such cases the PIU inserts proper pipeline stalls until all the accesses are completed. All read accesses from the core registers cause at least a one state pipeline stall. Write accesses only stall the pipeline if two core register writes follow each other and the PBUS is not ready at the time of the second access or if a read and write occur at the same time. The PIU prioritizes and arbitrates these accesses. During any one cycle, write operations have the highest priority, followed by read operations on a first source bus and then read operations on a second source bus. The write operation is first since the write is from the previous instruction, and the reads are from the current instruction. The order of the read instructions is chosen to ensure that the least critical read is performed last.

REFERENCES:
patent: 5060145 (1991-10-01), Scheuneman et al.
patent: 5220651 (1993-06-01), Larson
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5367689 (1994-11-01), Mayer et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5416910 (1995-05-01), Moyer et al.

Affiliated with

Also associated with

Rating

Peripheral interface having hold control logic for generating st does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Peripheral interface having hold control logic for generating st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peripheral interface having hold control logic for generating st will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-637410