Peripheral component interconnect bus system having latency and

Details Peripheral component interconnect bus system having latency and Peripheral component interconnect bus system having latency and

1994-11-07

1996-09-10

Harvey, Jack B.

395309, 395845, 395550, G06F 1314, G06F 1342

Patent

active

055553834

ABSTRACT:
A PCI system is provided with a shadow register and a shadow timer. When a master device sends an address designating a target device that is connected to another bus, the device's latency value is recorded in the shadow register. While the PCI-PCI bridge arbitrates for the target bus, the master's latency timer increments but the shadow timer will not begin to increment until the PCI-PCI bridge receives a grant# from the target's bus and data transmission begins. Accordingly, the bus arbiter will not de-assert the grant# until the shadow timer has reached the latency value or the master device has released the bus after completing its data transmission. This ensures that the master device will be allocated a time period equal to its latency value to transmit data.

REFERENCES:
patent: 4988989 (1991-01-01), Goto
patent: 5239631 (1993-08-01), Boury et al.
patent: 5392407 (1995-02-01), Heil et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5426739 (1995-06-01), Lin et al.
patent: 5446869 (1995-08-01), Padgett et al.
patent: 5450551 (1995-09-01), Amini et al.

Affiliated with

Also associated with

Rating

Peripheral component interconnect bus system having latency and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Peripheral component interconnect bus system having latency and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peripheral component interconnect bus system having latency and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1328014