Static information storage and retrieval – Addressing – Sync/clocking
Patent
1998-07-31
2000-05-16
Fears, Terrell W.
Static information storage and retrieval
Addressing
Sync/clocking
36518904, G11C 1300
Patent
active
060646268
ABSTRACT:
The present invention provides an integrated circuit comprising a system bus to which a processor is connectable, and first and second peripheral buses to which peripheral units used by said processor are connected, the first peripheral bus operating at a higher clock speed than the second peripheral bus. Further, the integrated circuit comprises bridge logic for providing an interface between the system bus and the peripheral buses to enable signals to be passed between the system bus and the peripheral buses, the bridge logic comprising clock resynchronisation logic for synchronising the system bus and the peripheral buses.
Through the provision of first and second peripheral buses operating at different clock speeds, the integrated circuit of the present invention provides a great deal of flexibility for reducing the power consumption of the integrated circuit as compared with a similar integrated circuit having only one peripheral bus. Since the power consumption of each peripheral bus is proportional to the clock frequency and capacitance, significant power consumption savings can be realised by ensuring that each peripheral unit is connected to the slowest peripheral bus appropriate for that peripheral unit.
REFERENCES:
patent: 5959935 (1999-09-01), Pascucci
ARM Limited
Fears Terrell W.
LandOfFree
Peripheral buses for integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Peripheral buses for integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peripheral buses for integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-264744