Pulse or digital communications – Transceivers
Reexamination Certificate
2008-07-15
2008-07-15
Wang, Ted (Department: 2611)
Pulse or digital communications
Transceivers
C375S224000, C324S601000, C369S044270
Reexamination Certificate
active
11754107
ABSTRACT:
A method and system that provides for execution of a first calibration sequence, such as upon initialization of a system, to establish an operation value, which utilizes an algorithm intended to be exhaustive, and executing a second calibration sequence from time to time, to measure drift in the parameters, and to update the operation value in response to the measured drift. The second calibration sequence utilizes less resources of the communication channel than does the first calibration sequence. In one embodiment, the first calibration sequence for measurement and convergence on the operation value utilizes long calibration patterns, such as codes that are greater than 30 bytes, or pseudorandom bit sequences having lengths of 2N−1 bits, where N is equal to or greater than 7, while the second calibration sequence utilizes short calibration patterns, such as is fixed codes less than 16 bytes, and for example as short as 2 bytes long.
REFERENCES:
patent: 3155102 (1964-11-01), Niederer, Jr. et al.
patent: 3638121 (1972-01-01), Spilker, Jr.
patent: 3922491 (1975-11-01), Bjork et al.
patent: 4384354 (1983-05-01), Crawford et al.
patent: 4648133 (1987-03-01), Vilnrotter
patent: 5111208 (1992-05-01), Lopez
patent: 5122978 (1992-06-01), Merrill
patent: 5243626 (1993-09-01), Devon et al.
patent: 5436908 (1995-07-01), Fluker et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5511091 (1996-04-01), Saito et al.
patent: 5523760 (1996-06-01), McEwan
patent: 5541967 (1996-07-01), Gluska et al.
patent: 5548146 (1996-08-01), Kuroda et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5621913 (1997-04-01), Tuttle et al.
patent: 5742798 (1998-04-01), Goldrian et al.
patent: 5859881 (1999-01-01), Ferraiolo et al.
patent: 6047346 (2000-04-01), Lau et al.
patent: 6163570 (2000-12-01), Olafsson et al.
patent: 6173345 (2001-01-01), Stevens
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6282210 (2001-08-01), Rapport et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6359931 (2002-03-01), Perino et al.
patent: 6369652 (2002-04-01), Nguyen et al.
patent: 6377640 (2002-04-01), Trans
patent: 6396329 (2002-05-01), Zerbe
patent: 6421389 (2002-07-01), Jett et al.
patent: 6434081 (2002-08-01), Johnson et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6448815 (2002-09-01), Talbot et al.
patent: 6463392 (2002-10-01), Nygaard et al.
patent: 6469555 (2002-10-01), Lau et al.
patent: 6473439 (2002-10-01), Zerbe et al.
patent: 6484232 (2002-11-01), Olarig et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6556934 (2003-04-01), Higashide et al.
patent: 6560716 (2003-05-01), Gasparik et al.
patent: 6606350 (2003-08-01), Dress, Jr. et al.
patent: 6606576 (2003-08-01), Sessions
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6657468 (2003-12-01), Best et al.
patent: 6662305 (2003-12-01), Salmon et al.
patent: 6690741 (2004-02-01), Larrick, Jr. et al.
patent: 6691214 (2004-02-01), Li et al.
patent: 6717992 (2004-04-01), Cowie et al.
patent: 6735709 (2004-05-01), Lee et al.
patent: 6889357 (2005-05-01), Keeth et al.
patent: 7072355 (2006-07-01), Kizer
patent: 7119549 (2006-10-01), Lee et al.
patent: 7196976 (2007-03-01), Mons
patent: 7196979 (2007-03-01), Kadlec et al.
patent: 2001/0048382 (2001-12-01), Low et al.
patent: 2001/0053175 (2001-12-01), Hoctor et al.
patent: 2001/0056332 (2001-12-01), Abrosimov et al.
patent: 2002/0054648 (2002-05-01), Krummrich et al.
patent: 2002/0066001 (2002-05-01), Olarig et al.
patent: 2002/0072870 (2002-06-01), Adam et al.
patent: 2002/0138224 (2002-09-01), Sessions
patent: 2002/0149824 (2002-10-01), Beaulieu et al.
patent: 2002/0184461 (2002-12-01), Zumkehr
patent: 2003/0026399 (2003-02-01), Carlson
patent: 2003/0063597 (2003-04-01), Suzuki
patent: 2003/0065465 (2003-04-01), Johnson et al.
patent: 2003/0146800 (2003-08-01), Dvorak
patent: 2003/0149991 (2003-08-01), Reidhead et al.
patent: 2003/0198212 (2003-10-01), Hoctor et al.
patent: 2003/0198308 (2003-10-01), Hoctor et al.
patent: 2004/0032354 (2004-02-01), Knobel et al.
patent: 2004/0057500 (2004-03-01), Balachandran et al.
patent: 2004/0217881 (2004-11-01), Pedyash et al.
patent: 2005/0163202 (2005-07-01), Hampel et al.
patent: 02000035831 (1990-08-01), None
Supplementary EP Search Report for EP Patent Application 05711891.1-2415 mailed on Dec. 18, 2007.
EIA/JEDEC Standard No. 8-B (JESD8-D) “Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits,” (Sep. 1999) 12 pages.
EIA/JEDEC Standard No. 8-6 (EIA/JESD8-6) “High Speed Transceiver Logic (HSTL) A 1.5 V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits,” Aug. 1995, 16 pages.
JEDEC Standard—JESD8-16 “Bus Interconnect Logic (BIC) for 1.2 Volts,” Apr. 2004, 16 pages.
Lee, Ming-Ju Edward et al., “TP 15:3 A 90mW 4Gb/s Equalized I/O Circuit with Input Offset Cancellation” IEEE Int'l Solid-State Circuits Conf. pp. 252-253.
Widmer, A.X., et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Dev. vol. 27, No. 5, Sep. 1983, 440-451.
Banu, Mihai, et al., “TA6.4: A 660 Mv/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission,” IEEE Int'l Solid State Circuits Conf. 1993, 102-103, 270.
Eldering, Charles A., et al., “Digital Burst Mode Clock Recovery Technique for Fiber-Optic Systems,” Journal of Lightwave Technology, vol. 12, No. 2, Feb. 1994, 271-279.
Chang, Ken K. Y., et al., “A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997, 1-9.
Hu, Timothy H., et al., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μ CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, 1314-1320.
Kim, Sungjoon, et al, “An 800Mbps Multi-Channel CMOS Serial Link with 3x Oversampling,” IEEE 1995 Custom Integrated Circuits Conference, 22.7.1-22.7.4.
Nakamura, Kazuyuki, et al., “A 6 Gbps CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock,” 1998 Symposium on VLSI Circuits Digest of Technical Papers, 196-197.
Poulton, John, et al., A Tracking Clock Recovery Receiver for 4Gb/s Signaling, Hot Interconnects '97, Aug. 21-23, 1997, Palo Alto, CA, 1-13.
Dally, W, et al., “Digital Systems Engineering,” Cambridge University Press, 1998, pp. 447-449.
Cerisola, M., et al., “CORD—a WDM Optical Network: Control Mechanism Using Subcarrier Multiplexing and Novel Synchronizaton Solutions,” Communications, 1995. ICC 95 Seattle, Gateway to Globalization, 1995 IEEE International Conference on , vol. 1 , Jun. 18-22, 1995 pp. 261-265 vol. 1.
U.S. Appl. No. 10/278,708, filed Oct. 22, 2002, entitled “Phase Adjustment Apparatus and Method for a Memory Device Signaling System.”
Daniele, N. et al. ,“Principle and Motivations of UWB Technology for High Data Rate WPAN Applications,” SOC 2003, 4 pages.
Win, Moe Z., et al., “Impulse Radio: How it Works,” IEEE Communications Letters 2(2), Feb. 1998, 36-38.
Daniele, Norbert, “Ultra Wide Band Principles and Applications for Wireless Communications,” CEA-LETI Annual Review, Jun. 25 and 26, 2004, 24 pages.
U.S. Appl. No. 09/941,079, filed Aug. 28, 2001, entitled “Clock Data Recovery with Selectable Phase Control Input.”
Yang, Chih-Kong Ken “Design of High-Speed Serial Links in CMOS” Technical Report No. CSL-TR-98-775, Sponsored By Center for Integrated Systems, Sun Microsystems and LSI Logic Inc. Dec. 1998, pp. 1-182.
RaSer™ X Product Brief, “Highly Flexible 10 Gbps Backplane Serial Link Interface,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Yellowstone Technology Brief, “High Performance Memory Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
U.S. Appl. No. 10/278,478, filed Oct. 22, 2002,
Hampel Craig E.
Perego Richard E.
Ware Frederick A.
Haynes Beffel & Wolfeld LLP
Rambus Inc.
Wang Ted
LandOfFree
Periodic calibration for communication channels by drift... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Periodic calibration for communication channels by drift..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Periodic calibration for communication channels by drift... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3945802