Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2011-01-04
2011-01-04
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S014000, C716S030000
Reexamination Certificate
active
07865348
ABSTRACT:
This invention provides techniques and tools for reducing circuit simulation time when an electronic circuit with multiple input vectors is simulated. Instead of running the simulation for each input vector one at a time, the circuit-simulation application runs the simulation of the circuit for all input vectors simultaneously. Efficiencies in the simulation are obtained during each iteration of a transient analysis by grouping circuit instances with different input vectors based on a predetermined criteria, and producing a combined solution for circuit instances within each group.
REFERENCES:
patent: 6807520 (2004-10-01), Zhou et al.
patent: 6820243 (2004-11-01), Shey et al.
patent: 2004/0015798 (2004-01-01), Davidson et al.
patent: 2004/0153277 (2004-08-01), Zhang et al.
patent: 2006/0111884 (2006-05-01), McGauhy et al.
Woods et al., “Multiple-Level Logic Simulation Algorithm”, IEE Proceedings—Computers and Digital Techniques, May 2001, pp. 129-137.
Cadence Design Systems, Inc., Using Hierarchy and Isomorphism to Accelerate Circuit Simulation, www.candence.com, 2004, pp. 1-14, San Jose, CA, USA.
Michael M. Green, Enhanced DC Operating Point Analysis Using Probability-One Continuation Methods, Final Report MICRO Project, 2000, pp. 1-4, Univ. Of California, Irvine, CA.
Peter Saviz, Circuit Simulation by Hierarchical Waveform Relaxation, IEEE, Jun. 1993, pp. 845-860. vol. 12 No. 6, USA.
Premal Buch, et. al, Symphony: A Fast Mixed Signal Simulator for BiMOS Analog/Digital Circuits, IEEE, Jan. 1997, pp. 403-407, Berkeley, CA, USA.
Kartikeya Mayaram, et. al., Computer-Aided Circuit Analysis Tools for RFIC Simualtion: Algorithms, Features, and Limitations, IEEE, Apr. 2000, vol. 47 No. 4, USA.
Syed Zakir Hussain, et. al., Automatic Dynamic Mixed-Node Simulation Through Network Reconfiguration, IEEE, 1995, pp. 582-584, Duke University, Durham, North Carolina, USA.
Kai-Ti Huang, et. al., A Novel Graph Algorithm for Circuit Regonition, IEEE, 1999, pp. 1695-1698, Duke University, Durham, NC, USA.
Au Wai Chung W.
Korobkov Alexander I.
Brooks & Kushman P.C.
Day Herng-Der
Oracle America Inc.
Shah Kamini S
LandOfFree
Performance of circuit simulation with multiple combinations... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance of circuit simulation with multiple combinations..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance of circuit simulation with multiple combinations... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2670171