Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2000-05-04
2003-04-29
Barlow, John (Department: 2863)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C702S182000, C702S189000, C702S198000
Reexamination Certificate
active
06556952
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an apparatus and method for performance monitoring and more specifically the performance monitoring and optimization of controller parameters.
2. Description of the Related Art
Many microprocessors used in desktop computer systems, are equipped with performance monitoring counters. These counters permit processor performance parameters to be monitored and measured. Such information is useful for performance tuning. Current techniques typically utilize two counters that simultaneously record the occurrence of pre-specified events. When one of the counters overflows, counting stops, an interrupt is generated. Post-processing software is used to analyze the gathered data.
Typically two large counters, of e.g., 40-bits or more, are provided for event counting. The counters can generally be read and written from within register address space. The counters can be configured to measure such parameters as the number of data reads that hit in the cache. When configured to determine cache hits, the first counter is programmed to record the number of cache hits and the second counter is programmed to record the number of actual data reads performed. The ratio of the two numbers gives the cache-hit rate for read operations. Measured performance parameters are a good estimate of future performance. Actual performance at any instant may vary widely from the measured estimate. The typical use of two large counters does not measure this deviation from the average.
When one of the counters reaches its limit, the overflow signal stops all counting and generates an interrupt. The software interrupt handler then records the counter values, completes post data processing and any other support work necessary.
It would be desirable to have a system and method for monitoring performance that does not require an interrupt for monitoring performance, and also provides a method of obtaining feedback for optimizing components of an integrated circuit such as a processor or a controller.
SUMMARY OF THE INVENTION
Accordingly, the invention provides a new technique for monitoring and optimizing components in accordance with a statistical analysis of component parameters. More specifically, a system, method and an integrated circuit monitors parameter performance for optimization of components. The integrated circuit includes a memory controller, one or more buffers coupled to the memory controller, and a performance monitoring circuit coupled to the one or more buffers and the memory controller, the performance monitoring circuit to receive at least one parameter related to the buffers and provide statistical data related to the parameter. The statistical data is used to set an amount of data to accumulate in the one or more buffers, or configure various parameters in the memory controller.
According to a further embodiment, a method includes transmitting one or more parameters related to performance of one more components of an integrated circuit to a performance monitoring circuit located within the integrated circuit. The performance monitoring circuit then determines statistical data related to the parameter independent of an interrupt to the integrated circuit. Further, the method includes transmitting the statistical data to a register in the integrated circuit and interpreting the statistical data according to predetermined parameters to improve functionality of the component. The interpreting is accomplished through software that sets a configuration. The method further includes either altering functionality or maintaining functionality of the component of the integrated circuit according to the interpretation of the statistical data.
REFERENCES:
patent: 3812478 (1974-05-01), Tomisawa et al.
patent: 3887869 (1975-06-01), Connolly et al.
patent: 4115867 (1978-09-01), Vlaqdimirov et al.
patent: 4176402 (1979-11-01), Sipple
patent: 4219877 (1980-08-01), Vladimirov et al.
patent: 4409592 (1983-10-01), Hunt
patent: 4608559 (1986-08-01), Friedman et al.
patent: 4694412 (1987-09-01), Domenik et al.
patent: 5229758 (1993-07-01), Hsu
patent: 5392289 (1995-02-01), Varian
patent: 5412587 (1995-05-01), Holt et al.
patent: 5557548 (1996-09-01), Gover et al.
patent: 5652856 (1997-07-01), Santeler et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5675797 (1997-10-01), Chung et al.
patent: 5696828 (1997-12-01), Koopman, Jr.
patent: 5732240 (1998-03-01), Caccavale
patent: 5768152 (1998-06-01), Battaline et al.
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 5778194 (1998-07-01), McCombs
patent: 5835702 (1998-11-01), Levine et al.
patent: 5835705 (1998-11-01), Larsen et al.
patent: 5919268 (1999-07-01), McDonald
patent: 6018620 (2000-01-01), Culley et al.
patent: 6038195 (2000-03-01), Farmwald et al.
patent: 6119075 (2000-09-01), Dean et al.
patent: 6151658 (2000-11-01), Magro
patent: 6275782 (2001-08-01), Mann
patent: 6279077 (2001-08-01), Nasserbakht et al.
patent: WO 99/57640 (1999-11-01), None
IBM Technical Disclosure Bulletin “Self-Adjusting Utilization Monitor”, vol. 38, No. 2, Feb. 1995, pp. 371-372.
Rohava, S. Ye., “Elements of Stochastic Systems—Instrumentation of Non-Deterministic Learning Patterns”, Soviet Automatic Control, vol. 13, No. 5, 1968, pp. 67-69.
Gaines, Brian R., “Stochastic computer thrives on noise”, ELectronics, vol. 40, No. 14, Jul. 10, 1967, pp. 72-81.
IBM Technical Disclosure Bulletin, vol. 40, No. 1, “Processor Performance Monitoring with a Depiction of the Efficiency of the Cache Coherency Protocol of a Superscalar Microprocessor in an Symmetric Multiple Processor Environment”, Jan. 1997, pp. 79-81.
Miller, A.J. et al., “A study for an output interface for a digital stochastic computer”, Int. J. Electronics, vol. 37, No. 5, 1974, pp. 637-655.
Richter, Jeffrey for Microsoft Corporation, “Custom Performance Monitoring for Your Windows NT Applications”, copyright 1998, pp. 1-25, http://premium.microsoft.com/msdn/library/periodic/period98/html/layouts_performa_performa_Oigi.htm.
IBM Technical Disclosure Bulletin “Hardware Performance Trace Enhancement to Include Performance Events”, vol. 39, No. 10, Oct. 1996, pp. 87-88.
Barlow John
Cherry Stephen J.
Zagorin O'Brien & Graham LLP
LandOfFree
Performance monitoring and optimizing of controller parameters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance monitoring and optimizing of controller parameters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance monitoring and optimizing of controller parameters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3084261