Fishing – trapping – and vermin destroying
Patent
1994-05-03
1995-06-06
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 51, 364488, 364491, H01L 2100
Patent
active
054223172
ABSTRACT:
A performance enhanced simulation modeling technique is provided for optimizing integrated circuit layout. The modeling technique utilizes a performance enhanced methodology. Namely, a physical design enhances performance design to ensure that the simulation model takes into account placement and interconnect when determining whether or not the resulting integrated circuit will operate properly at required speed with actual load being applied. An initial sizing of selected devices within a network is performed using estimated time duration and load factors. Subsequently, select devices are resized according to more optimal physical time duration and load. The entire simulation modeling is achieved using computer program simulation prior to the generation of a final layout placeable upon a silicon substrate. As such, simulation methodology provides a flow to correct unexpected performance errors resulting from physical design.
REFERENCES:
patent: 4817012 (1989-03-01), Cali
patent: 4827428 (1989-05-01), Dunlap et al.
patent: 5081602 (1992-01-01), Glover
patent: 5095454 (1992-03-01), Huang
patent: 5119314 (1992-06-01), Hotta et al.
Hua Hung K.
Oliver Arthur B.
Advanced Micro Devices , Inc.
Chaudhuri Olik
Tsai H. Jey
LandOfFree
Performance enhanced intergrated circuit layout methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance enhanced intergrated circuit layout methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance enhanced intergrated circuit layout methodology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-987610