Performance analysis including half-path joining

Details Performance analysis including half-path joining Performance analysis including half-path joining

1996-08-12

1999-07-13

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364490, G06F 1750

Patent

active

059235640

ABSTRACT:
Critical speed paths through a latch-based logic circuit must contain at least one latch-to-latch combinational delay which exceeds the nominal phase time of the circuit. To identify this set of paths through latch-to-latch delays greater than the nominal phase time of the circuit (i.e., through interesting tLLs), a half-path joining approach is employed. Backward half-paths from fixed timing points forward through the network defined by a latch abstraction of the circuit to an interesting tLL are multiplicatively joined with forward half-paths from the interesting tLL forward to other fixed timing points to form a set of fixed-point-to-fixed-point (F2F) paths through the interesting tLL. Timing analysis is performed on the set of F2F paths to identify those which represent critical speed paths through the circuit.

REFERENCES:
patent: 5095454 (1992-03-01), Huang
patent: 5416362 (1995-05-01), Byers et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5517136 (1996-05-01), Harris et al.
patent: 5638016 (1997-06-01), Eitrheim
patent: 5651012 (1997-07-01), Jones, Jr.
patent: 5719783 (1998-02-01), Kerzman et al.
Jin-fuw Lee, Donald T. Tang, and C. K. Wong, A Timing Analysis Algorithm for Circuit with Level-Sensitive Latches, vol. 15, No. 5, May 1996, pp. 535-543.
IBM Technical Disclosure Bulletin, Timing Verification Algorithm for Clock Design with Slack Stealing, vol. 36, No. 10, Oct. 1993, pp. 249-253.
Timothy M. Burks, Karem A. Sakallah, and Trevor N. Mudge, Critical Paths in Circuits with Level-Sensitive Latches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, No. 2, Jun. 1995.
Burks et al "Indentification of Critical Paths In Circuits With Level-Sensitive Latches," IEEE, PP. 137-141, Nov. 1992.
Lin et al "Analyzing Cycle Stealing On Synchronous Circuits With Level-Sensitive Latches," IEEE, PP. 393-398, Jun. 1992.
Lockeyear et al "Optimal Retiming of Level-Clocked Circuits Using Symmetric Clock Schedules," IEEE, PP. 1097-1109, Sep. 1994.

Affiliated with

Also associated with

Rating

Performance analysis including half-path joining does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performance analysis including half-path joining, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance analysis including half-path joining will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2282489