Peak timeout indicator/encoder and method

Details Peak timeout indicator/encoder and method Peak timeout indicator/encoder and method

1987-05-04

1988-11-29

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307351, 307359, 328114, 328132, H03K 5153, G01R 1904

Patent

active

047885076

ABSTRACT:
A digital circuit for measuring the peak amplitude of a pulse and indicating the time at which the peak occurred. The pulse signal is sampled at clock intervals and digitized. The first sample that is greater than a threshold is stored in a peak register (PR), and a preset timer (PT) is started. Amplitude samples are attenuated (SN) by a predetermined amount. If, before the timer times out, a subsequent amplitude sample is received whose attenuated value has a greater amplitude, its unattenuated value replaces the stored one. The timer is then restarted. This replacement procedure is repeated until the timer times out without any superseding greater attenuated amplitude sample having been received. A strobe pulse is then generated. A pulse validation circuit and a noise suppression circuit are also disclosed.

REFERENCES:
patent: 4041404 (1977-08-01), Lewis, Jr.
patent: 4199729 (1980-04-01), Durand et al.
patent: 4686390 (1987-08-01), Cleary, Jr. et al.

Affiliated with

Also associated with

Rating

Peak timeout indicator/encoder and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Peak timeout indicator/encoder and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peak timeout indicator/encoder and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-365982