Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Patent
1997-07-02
2000-07-04
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
327 63, 327 73, G01R 1904, H03K 51532
Patent
active
060844396
ABSTRACT:
A detector circuit may detect a peak value of at least one input voltage and may provide the peak value as an output for use by other circuitry capable of being coupled to the detector circuit. Pairs of differential inputs may be employed, using n-channel transistors (in one example), and using diodes to capture the peak at a shared output node. Each differential pair has two constant current devices connecting the source/drain paths to the terminal of a voltage supply. This circuit enables the use of high input voltages which may be at or near the upper power supply (e.g., V.sub.DD). The circuit is in effect a negative peak detector, capturing the most negative value of at least one input level and holding that level, with a slow leakage of the held value back toward the upper voltage supply with a time constant that is generally set much slower than the input signal transition frequency. A similar circuit may be implemented using p-channel transistors in the differential pairs, to detect positive peaks. A portion of the detector circuit can be used as a single-input peak detector. Also, the partial detector circuit can be used as modules having a common output node in a multiple-input detector circuit.
REFERENCES:
patent: 4163909 (1979-08-01), Harr
patent: 4185211 (1980-01-01), Kucharewski
patent: 4393353 (1983-07-01), Minagawa
patent: 4574202 (1986-03-01), Ogawa
patent: 4603299 (1986-07-01), Monett
patent: 4720643 (1988-01-01), Embree et al.
patent: 4789798 (1988-12-01), Lach
patent: 4947061 (1990-08-01), Metz et al.
patent: 4980579 (1990-12-01), McDonald et al.
patent: 4996448 (1991-02-01), Abdi
patent: 4998028 (1991-03-01), Chappell et al.
patent: 5038055 (1991-08-01), Kinoshita
patent: 5089721 (1992-02-01), Luich
patent: 5089723 (1992-02-01), Davis et al.
patent: 5122683 (1992-06-01), Sugoh et al.
patent: 5280204 (1994-01-01), Livolsi
patent: 5304939 (1994-04-01), Davies
patent: 5307196 (1994-04-01), Kinoshita
patent: 5324994 (1994-06-01), Sullivan et al.
patent: 5331210 (1994-07-01), McCarroll
patent: 5343092 (1994-08-01), Dhong et al.
patent: 5362992 (1994-11-01), Wile
patent: 5365279 (1994-11-01), Harford
patent: 5376836 (1994-12-01), Tago
patent: 5381052 (1995-01-01), Kolte
patent: 5404053 (1995-04-01), Poma et al.
patent: 5424658 (1995-06-01), Sikkink et al.
patent: 5465057 (1995-11-01), Takahashi
patent: 5495184 (1996-02-01), Des Rosiers et al.
patent: 5514988 (1996-05-01), Schrader et al.
patent: 5535160 (1996-07-01), Yamaguchi
patent: 5543668 (1996-08-01), Fong
patent: 5546027 (1996-08-01), Shinozaki et al.
patent: 5574634 (1996-11-01), Parlour et al.
patent: 5578964 (1996-11-01), Kim et al.
patent: 5606270 (1997-02-01), D'Souza et al.
patent: 5614843 (1997-03-01), Mita et al.
patent: 5631584 (1997-05-01), Smith
patent: 5757209 (1998-05-01), Van Zalinge et al.
patent: 5828240 (1998-10-01), Smith
patent: 5847576 (1998-12-01), Mastrocola et al.
patent: 5880615 (1999-03-01), Bazes
Kuratli et al., "Implementation of High Peak-Current IBGT Gate Drive Circuits in VLSI Compatible BiCMOS Technology," IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Jul. 1996, pp. 924-932.
Kosyuk, V.I., "A Peak Detector With Input-Signal Negative Feedback," 1991 Scripta Technica, Inc., pp. 139-141.
Chen, Kuan-Dar, et al., "A Novel Offset Current Cancellation Technique for Switched-Current Circuits and Systems," 1996 IEEE, pp. 417-420.
Agakhanyan, T.M., "High-Speed and Wide-Band Analog Integrated Circuits," 1986 Plenum Publishing Corporation, pp. 71-74.
Venable, H. Dean, "Testing Power Factor Correction Circuits for Stability," Power Quality, Oct. 1993 Proceedings, pp. 225-235.
Koli et al., "Temperature Compensated Logarithmic Peak Detector," Analog Integrated Circuits and Signal Processing, 9, 1996, pp. 131-140.
Sidiropoulos et al., "A Speed, Power, and Supply Noise Evaluation of ECL Driver Circuits," 1994 Bipolar/BiCMOS Circuits & Technology Meeting, pp. 119-122.
Taniguchi et al., "Current Sources for Emitter-Coupled Logic Circuits and Their Application to Subnanosecond Logic Integrated Circuits," Electronics and Communicatins in Japan, vol. 60-C, No. 12, 1977, pp. 118-127.
Ueda et al., "A Fully Compensated Active Pull-Down ECL Circuit with Self-Adjusting Driving Capability," IEEE Journal of Solid-State Circuits, vol. 31, No. 1, Jan. 1996, pp. 46-53.
Zargari et al., "A BiCMOS Active Pull-Down ECL Output Driver for Low Power Applications," 1995 IEEE, pp. 50-51.
Truong et al., "A 531 Mb/s Fibre Channel SIPO/PISO Chip Set Capable of Driving 50 m of Shielded Twisted Pair," 1993 IEEE, pp. 370-373.
Callahan Timothy P.
Cypress Semiconductor Corp.
Daffer Kevin L.
Englund Terry L.
LandOfFree
Peak detector circuit with extended input voltage range does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Peak detector circuit with extended input voltage range, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peak detector circuit with extended input voltage range will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1489792