Peak detector circuit and application in a fiber optic receiver

Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327 58, 327 72, 327 68, 327 63, H03K 5153

Patent

active

053810520

ABSTRACT:
A peak detector for use in a fiber optic receiver has a capacitor, an input amplifier driving the capacitor, and a feedback differential amplifier coupled between the capacitor and an input of the input amplifier. The input amplifier is a complementary buffer with unity gain modified to include an additional transistor on one rail that receives an inverter voltage generated by the differential amplifier. The inverter voltage equals the difference between twice the capacitor voltage and an input voltage applied to the peak detector. The input amplifier in a positive peak detector functions so that the capacitor voltage tracks the input voltage when it exceeds the inverter voltage, and equals the average of the input voltage and inverter voltage when the input voltage is less than the inverter voltage. A negative peak detector operates similarly but with opposite polarity. The peak detector also contains transistors used to reset the capacitor voltage upon assertion of a reset signal. The input amplifier circuit is also used with slight modification as part of a track-and-hold amplifier. The peak detector circuit works on the principle of counter-balancing the deviation of the input signal from the detected peak value. Thus the advantage of the circuit is that it needs comparatively low gain circuit compared to other approaches. The sample-and-hold or track-and-hold circuit works on the principle of switching the charging current path in a manner similar to a differential amplifier, resulting in very fast switching time.

REFERENCES:
patent: 4219152 (1980-08-01), Couch et al.
patent: 4241455 (1980-12-01), Eibner
patent: 4431916 (1984-01-01), Couch
patent: 4613769 (1986-09-01), Gross et al.
patent: 4631737 (1986-12-01), Davis et al.
patent: 4827191 (1989-05-01), Chapman
patent: 4987323 (1991-01-01), Fujita
patent: 4990912 (1991-02-01), Selwa
patent: 4992674 (1991-02-01), Smith
patent: 5025176 (1991-06-01), Takeno
patent: 5120995 (1992-06-01), Abdi
patent: 5159340 (1992-10-01), Smith
patent: 5231397 (1993-06-01), Ridkosil
patent: 5287063 (1994-01-01), Izawa
patent: 5289278 (1994-02-01), Bird
"125 MSPS Monolithic Sampling Amplifier," AD9101, Analog Devices Data Book, (Norwood, Mass.).
"Application Note 13", Linear Technology Data Book, pp. 22-23.
Y. Ota and R. G. Swartz, "Burst-Mode Campatible Optical Receiver With A Large Dynamic Range," Journal of Lightwave Technology, vol. 8, No. 12, Dec. 1990, pp. 1897-1902.
Y. Ota and R. G. Swartz, "DC-1 Gb/s Burst-Mode Compatible Receiver for Optical Bus Applications," Journal of Lightwave Technology, vol. 10, No. 2, Feb. 1992, pp. 244-249.
Y. Ota, R. G. Swartz and V. D. Archer, "DC-1 Gb/s Burst Mode Receiver for Optical Bus Applications," SPIE vol. 1577 High-Speed Fiber Networks and Channels (1991), pp. 155-162.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Peak detector circuit and application in a fiber optic receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Peak detector circuit and application in a fiber optic receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peak detector circuit and application in a fiber optic receiver will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-853214

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.