Peak detection circuit

Details Peak detection circuit Peak detection circuit

1992-12-24

1994-06-28

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307359, H03K 5153

Patent

active

053249941

ABSTRACT:
A CMOS-compatible peak detection circuit includes a differential amplifier stage (10), an active peak holding circuit (12), and a passive peak holding circuit (14). The differential amplifier stage (10) produces an amplifier output signal that is responsive to the difference between an input signal being monitored and feedback from the active peak holding circuit (12). Both the active peak holding circuit (12) and the passive peak holding circuit (14) store a charge representing a voltage level that is indicative of the peak amplitude of the amplifier output signal during a time interval, the time interval occurring while a disable signal is inactive. The active peak holding circuit (12) provides the maximum value signal as feedback to the differential amplifier stage (10). The passive peak holding circuit (14) provides a max signal output corresponding to the maximum value to a voltage follower stage (16) that makes it available as an output when a readback enable signal goes active. The active and passive peak holding circuits (12,14) are disconnected from the output of the differential amplifier stage (10) when a disable signal is active. A reset signal discharges capacitor storage (C1,C2) in the peak holding circuits (12,14) when it goes active. The readback enable and reset signals only go active during the time that the disable signal is active. To conserve power, a bias generation circuit (18) provides bias signals to the differential amplifier stage (10) enabling it to conduct only when the disable signal is inactive.

REFERENCES:
patent: 3671782 (1972-06-01), Wittlinger et al.
patent: 4086651 (1978-04-01), Muir et al.
patent: 4209717 (1980-06-01), Mahony
patent: 4271488 (1981-06-01), Saxe
patent: 4370620 (1983-01-01), Tin
patent: 4373141 (1983-02-01), Sanders
"Meeting 2-ns Pulse Capture Requirements", Nikkei Electronics, Oct. 7, 1985.

Affiliated with

Also associated with

Rating

Peak detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Peak detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peak detection circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2379251