Multiplex communications – Wide area network – Packet switching
Patent
1986-08-08
1988-11-22
Ng, Jin F.
Multiplex communications
Wide area network
Packet switching
379410, H04B 323
Patent
active
047870800
ABSTRACT:
A PCM coder and decoder circuit for use in a subscriber line interface circuit of a telephone communication system has a digital balancing network for removing any echo signal. The digital balancing network is formed by series-connecting a first balancing circuit having characteristics corresponding to the fixed characteristics of a coder, decoder, etc. and a second balancing circuit having characteristics corresponding to variable characteristics of an external circuit including two-wire transmission line which is connected to the coder and decoder circuit. Thus, a replica of an echo signal is precisely produced, and the circuit configuration is simplified.
REFERENCES:
patent: 4072830 (1978-02-01), Gitlin et al.
patent: 4377793 (1983-03-01), Horna
patent: 4480156 (1984-10-01), Takahashi et al.
patent: 4527020 (1985-07-01), Ito
patent: 4577309 (1986-03-01), Barazeche et al.
patent: 4672665 (1987-06-01), Nagai et al.
patent: 4731834 (1988-03-01), Duttweiler et al.
"Results of Experiments with a Digital Hybrid in Two-Wire Digital Subscriber Loops", B. Aschrafi et al., NTG-Fachber (Germany), vol. 73, pp. 21-25, 1980.
Kozaki Takahiko
Nishita Shigeo
Ohwada Kenichi
Yamakido Kazuo
Hitachi , Ltd.
Hitachi Micro Computer Eng. Ltd.
Ng Jin F.
Vaas Randall S.
LandOfFree
PCM coder and decoder circuit having digital balancing network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PCM coder and decoder circuit having digital balancing network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCM coder and decoder circuit having digital balancing network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-439789