Electrical computers and digital processing systems: processing – Processing architecture – Distributed processing system
Patent
1998-03-17
2000-02-01
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Distributed processing system
712 28, 712 31, 712 33, 712 37, 712 38, 712 40, 710 62, 710101, 710107, 710129, 710250, 710262, G06F 1300
Patent
active
06021483&
ABSTRACT:
To improve the efficiency of delayed transactions in bus-to-bus bridge systems which include at least one interface to a PCI bus, a bridge system is disclosed including at least a primary interface and an interface to a secondary subsystem for interconnecting a primary PCI bus system and the secondary subsystem. The system comprises a delayed transaction mechanism for enabling a transaction source attached to the primary PCI bus system to effect delayed transactions with a target in the secondary subsystem. This system has a programmable delay transaction timer which provides a degree of flexibility in the configuration of PCI systems. This flexibility can be exploited to provide considerable efficiency gains, albeit at the expense of some deviation of the strict requirements of the PCI Specification.
REFERENCES:
patent: 5632021 (1997-05-01), Jenning et al.
patent: 5802324 (1998-09-01), Wunderlich et al.
patent: 5805836 (1998-09-01), Barnhart et al.
patent: 5838932 (1998-11-01), Alzien
patent: 5850557 (1998-12-01), McTague et al.
patent: 5857082 (1999-01-01), Murdoch et al.
patent: 5884027 (1999-03-01), Garbus et al.
patent: 5911084 (1999-01-01), Jones et al.
Adar Etai
Nadir Ophir
Peled Yehuda
An Meng-Ai T.
International Business Machines - Corporation
Nguyen Dzung C
Walsh Robert A.
LandOfFree
PCI-to-PCI bridges with a timer register for storing a delayed t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PCI-to-PCI bridges with a timer register for storing a delayed t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCI-to-PCI bridges with a timer register for storing a delayed t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946198