Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2006-07-04
2006-07-04
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S776000, C257S758000, C365S242000, C365S243000
Reexamination Certificate
active
07071565
ABSTRACT:
A three dimensional circuit structure including tapered pillars between first and second signal lines. An apparatus including a first plurality of spaced apart coplanar conductors disposed in a first plane over a substrate; a second plurality of spaced apart coplanar conductors disposed in a second plane, the second plane parallel to and different from the first plane; and a plurality of cells disposed between one of the first conductors and one of the second conductors, wherein each of the plurality of cells have a re-entrant profile.
REFERENCES:
patent: 3576549 (1971-04-01), Hess et al.
patent: 3582908 (1971-06-01), Koo et al.
patent: 3634929 (1972-01-01), Yoshida et al.
patent: 3671948 (1972-06-01), Cassen et al.
patent: 3717852 (1973-02-01), Abbas et al.
patent: 3728695 (1973-04-01), Frohman-Bentchkowsky
patent: 3787822 (1974-01-01), Rioult
patent: 3863231 (1975-01-01), Taylor
patent: 3990098 (1976-11-01), Mastrangelo
patent: 4146902 (1979-03-01), Tanimoto et al.
patent: 4203123 (1980-05-01), Shanks
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky
patent: 4281397 (1981-07-01), Neal et al.
patent: 4419741 (1983-12-01), Stewart et al.
patent: 4420766 (1983-12-01), Kasten
patent: 4442507 (1984-04-01), Roesner
patent: 4494135 (1985-01-01), Moussie
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4507757 (1985-03-01), McElroy
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4569121 (1986-02-01), Lim et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4820657 (1989-04-01), Hughes et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4876220 (1989-10-01), Mohsen et al.
patent: 4881114 (1989-11-01), Mohsen et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4922319 (1990-05-01), Fukushima
patent: 4943538 (1990-07-01), Mohsen et al.
patent: 5070383 (1991-12-01), Sinar et al.
patent: 5311039 (1994-05-01), Kimura et al.
patent: 5334880 (1994-08-01), Abadeer et al.
patent: 5391518 (1995-02-01), Bhushan
patent: 5441907 (1995-08-01), Sung et al.
patent: 5463244 (1995-10-01), De Araujo et al.
patent: 5536968 (1996-07-01), Crafts et al.
patent: 5675547 (1997-10-01), Koga
patent: 5737259 (1998-04-01), Chang
patent: 5745407 (1998-04-01), Levy et al.
patent: 5792377 (1998-08-01), Belcher et al.
patent: 5811353 (1998-09-01), Nanjo
patent: 5835396 (1998-11-01), Zhang
patent: 5990507 (1999-11-01), Mochizuki et al.
patent: 6190957 (2001-02-01), Mochizuki et al.
patent: 6288447 (2001-09-01), Amishiro et al.
patent: 6355567 (2002-03-01), Halle et al.
patent: 6653704 (2003-11-01), Gurney et al.
patent: 6713835 (2004-03-01), Horak et al.
patent: 6754102 (2004-06-01), Kleveland et al.
patent: 6919637 (2005-07-01), He et al.
Drohman-Bentchkowsky, D., “A Fully Decoded 2048-Bit Electrically Programmable FAMOS Read-Only Memory,”IEEE Journal of Solid-State Circuits, vol. SC-6, No. 5, Oct. 1971, pp. 301-306.
Sato, N., “A New Programmable Cell Utilizing Insulator Breakdown,” International Electron Devices Meeting, Washington, D.C., Dec. 1-4, 1985, pp. 639-642.
V. Subramanian, “Control of Nucleation and Grain Growth in Solid-Phase Cyrstallized Silicon for High-Performance Thin Film Transistors,” published 1998, pp. 1-140.
Cleeves James M.
Knall N. Johan
Li Calvin K.
Subramanian Vivek
Vyvoda Michael A.
Flynn Nathan J.
Mandala Jr. Victor A.
Sandisk 3D LLC
LandOfFree
Patterning three dimensional structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Patterning three dimensional structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Patterning three dimensional structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3613896