Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2011-04-12
2011-04-12
Garber, Charles D (Department: 2812)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C438S131000, C438S488000, C438S491000, C257SE21023
Reexamination Certificate
active
07923305
ABSTRACT:
A method of making a device includes forming a first sacrificial layer over an underlying layer, forming a first photoresist layer over the first sacrificial layer, patterning the first photoresist layer to form first photoresist features, rendering the first photoresist features insoluble to a solvent, forming a second photoresist layer over the first photoresist features, patterning the second photoresist layer to form second photoresist features, etching the first sacrificial layer using both the first and the second photoresist features as a mask to form first sacrificial features, forming a spacer layer over the first sacrificial features, etching the spacer layer to form spacer features and to expose the sacrificial features, removing the first sacrificial features, and etching at least part of the underlying layer using the spacer features as a mask.
REFERENCES:
patent: 5024971 (1991-06-01), Baker et al.
patent: 5482885 (1996-01-01), Lur et al.
patent: 5739068 (1998-04-01), Jost et al.
patent: 5915167 (1999-06-01), Leedy
patent: 5977638 (1999-11-01), Rodgers et al.
patent: 6055180 (2000-04-01), Gudesen et al.
patent: 6096659 (2000-08-01), Gardner et al.
patent: 6420231 (2002-07-01), Harari et al.
patent: 6853049 (2005-02-01), Herner
patent: 6855614 (2005-02-01), Metzler
patent: 6946719 (2005-09-01), Petti et al.
patent: 6952030 (2005-10-01), Herner et al.
patent: 7081377 (2006-07-01), Cleeves
patent: 7176064 (2007-02-01), Herner
patent: 7211866 (2007-05-01), Yuan et al
patent: 7271057 (2007-09-01), Eppich
patent: 2002/0052068 (2002-05-01), Juengling
patent: 2003/0157436 (2003-08-01), Manger et al.
patent: 2003/0178684 (2003-09-01), Nakamura
patent: 2004/0245557 (2004-12-01), Seo et al.
patent: 2005/0052915 (2005-03-01), Herner et al.
patent: 2005/0226067 (2005-10-01), Herner et al.
patent: 2006/0035167 (2006-02-01), Angelopoulos et al.
patent: 2006/0177977 (2006-08-01), Chan et al.
patent: 2006/0216937 (2006-09-01), Dunton et al.
patent: 2006/0228895 (2006-10-01), Chae et al.
patent: 2006/0250836 (2006-11-01), Herner et al.
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2006/0273298 (2006-12-01), Petti
patent: 2006/0292301 (2006-12-01), Herner
patent: 2007/0049035 (2007-03-01), Tran
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0099431 (2007-05-01), Li
patent: 2007/0114509 (2007-05-01), Herner
patent: 2007/0158688 (2007-07-01), Caspary et al.
patent: 2007/0164309 (2007-07-01), Kumar et al.
patent: 2007/0176160 (2007-08-01), Uchiyama et al.
patent: 2007/0197014 (2007-08-01), Jeon et al.
patent: 2008/0013364 (2008-01-01), Kumar et al.
patent: 2008/0014533 (2008-01-01), Keller et al.
patent: 2008/0085600 (2008-04-01), Furukawa et al.
patent: 2008/0128867 (2008-06-01), Lee
patent: 2008/0299465 (2008-12-01), Bencher et al.
patent: 2009/0149026 (2009-06-01), Zhou et al.
patent: 0 288 739 (1988-11-01), None
patent: 1 818 977 (2007-08-01), None
patent: WO 2007/103343 (2007-09-01), None
U.S. Appl. No. 09/560,626, filed Apr. 28, 2000, Knall.
U.S. Appl. No. 11/159,031, filed Jun. 22, 2005, Herner.
U.S. Appl. No. 11/864,205, filed Sep. 28, 2007, Yung-Tin Chen et al.
U.S. Appl. No. 11/864,532, filed Sep. 28, 2007, Maxwell.
U.S. Appl. No. 12/000,758, filed Dec. 17, 2007, Petti et al.
U.S. Appl. No. 12/007,780, filed Jan. 15, 2008, Herner et al.
U.S. Appl. No. 12/007,781, filed Jan. 15, 2008, Dunton et al.
U.S. Appl. No. 12/149,151, filed Apr. 28, 2008, Chen et al.
U.S. Appl. No. 12/216,107, filed Jun. 30, 2008, Chan.
U.S. Appl. No. 12/216,924, filed Jul. 11, 2008, Ping et al.
U.S. Appl. No. 12/222,293, filed Aug. 6, 2008, Chan.
U.S. Appl. No. 12/285,466, filed Oct. 6, 2008, Chung-Ming Wang et al.
Office Action mailed Jul. 22, 2009, received in U.S. Appl. No. 12/000,758.
Office Action mailed Jul. 28, 2009, received in U.S. Appl. No. 12/149,151.
Partial International Search Report mailed Oct. 21, 2009, in International application No. PCT/US2009/048584.
International Search Report and Written Opinion mailed Oct. 9, 2009, received in International application No. PCT/US2009/048581.
International Search Report and Written Opinion mailed Sep. 7, 2009, received in International application No. PCT/US2009/002400.
Kim, Ryoung H. et al., “Double Exposure Using 193 nm Negative Tone Photoresist”, Optical Microlithography XX, Proc of SPIE, vol. 6520, 65202M, 2007, 8 pgs.
Nakamura, Hiroko et al., “Contact Hole Formation by Multiple Exposure Technique in Ultra-low k1Lithography”, Optical Microlithography XVII, Proceedings of SPIE, vol. 5377, Feb. 24-27, 2004, pp. 255-263.
Nakamura, Hiroko et al., “Low k1Contact Hole Formation by Double Line and Space Formation Method with Contact Hole Mask and Dipole Illumination”, The Japan Society of Applied Physics, vol. 45, No. 6B, 2000, pp. 5409-5417.
International Search Report and Written Opinion mailed Mar. 4, 2010 received in International Application No. PCT/US2009/059188.
Chen Yung-Tin
Konevecki Michael
Nguyen Natalie
Poon Paul Wai Kie
Radigan Steven J.
Garber Charles D
Patel Reema
SanDisk 3D LLC
The Marbury Law Group PLLC
LandOfFree
Patterning method for high density pillar structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Patterning method for high density pillar structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Patterning method for high density pillar structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2639016