Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Analysis and verification
Reexamination Certificate
2011-07-26
2011-07-26
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Design of semiconductor mask or reticle
Analysis and verification
C716S053000
Reexamination Certificate
active
07987435
ABSTRACT:
A verification method of an integrated circuit pattern includes extracting a pattern which is not greater than a preset pattern size, extracting a pattern edge as a target of lithography simulation from the extracted pattern, and performing the lithography simulation on the extracted pattern edge to verify the integrated circuit pattern.
REFERENCES:
patent: 6470489 (2002-10-01), Chang et al.
patent: 6473882 (2002-10-01), Mukai
patent: 6783904 (2004-08-01), Strozewski et al.
patent: 6907596 (2005-06-01), Kobayashi et al.
patent: 6973633 (2005-12-01), Lippincott et al.
patent: 7001693 (2006-02-01), Liebmann et al.
patent: 7010776 (2006-03-01), Gallatin et al.
patent: 7062396 (2006-06-01), Ogawa
patent: 7065738 (2006-06-01), Kim
patent: 7120881 (2006-10-01), Kodama et al.
patent: 7131104 (2006-10-01), Gallatin et al.
patent: 7155689 (2006-12-01), Pierrat et al.
patent: 7181707 (2007-02-01), Kotani et al.
patent: 7194704 (2007-03-01), Kotani et al.
patent: 7269804 (2007-09-01), Tabery et al.
patent: 7278125 (2007-10-01), Nojima
patent: 7295304 (2007-11-01), Yamaguchi et al.
patent: 7313781 (2007-12-01), Asano et al.
patent: 7343582 (2008-03-01), Mukherjee et al.
patent: 7353472 (2008-04-01), DeMaris et al.
patent: 7412671 (2008-08-01), Ito et al.
patent: 7530048 (2009-05-01), Joshi
patent: 7571417 (2009-08-01), Izuha et al.
patent: 2002/0188925 (2002-12-01), Higashi
patent: 2003/0014146 (2003-01-01), Fujii et al.
patent: 2004/0019872 (2004-01-01), Lippincott et al.
patent: 2005/0238221 (2005-10-01), Hirano et al.
patent: 2005/0250022 (2005-11-01), Kotani et al.
patent: 10-326010 (1998-12-01), None
patent: 2000-162758 (2000-06-01), None
patent: 2000-277426 (2000-10-01), None
patent: 2001-133956 (2001-05-01), None
patent: 2002-311561 (2002-10-01), None
patent: 2003-92237 (2003-03-01), None
patent: 2004-191957 (2004-07-01), None
patent: 2004-302110 (2004-10-01), None
patent: 2004-341157 (2004-12-01), None
patent: 2005-062750 (2005-03-01), None
patent: 2005-223252 (2005-08-01), None
Notice of Reasons for Rejection issued by Japanese Patent Office, mailed on Oct. 19, 2010, in a counterpart Japanese application No. 2005-244448 (4 pages).
Hashimoto Koji
Ogawa Ryuji
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Garbowski Leigh Marie
Kabushiki Kaisha Toshiba
LandOfFree
Pattern verification method, program thereof, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern verification method, program thereof, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern verification method, program thereof, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2663010