Pattern synchronizing circuit

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375116, 375119, H04L 708

Patent

active

052107540

ABSTRACT:
An Nth one of N parallel sequences of low-speed data demultiplexed by a demultiplexer from high-speed input data in synchronization with a high-speed clock is compared by N comparators with N parallel sequences of reference patterns. The N parallel sequences of reference patterns are each generated in synchronization with a frequency divided clock obtained by frequency dividing the high-speed clock into 1/N. When any of the comparators provides a disagreement output at least once, one clock pulse is eliminated by a post-clock eliminating circuit from the divided clock so that the N sequences of reference patterns are each delayed by one bit. When a counter detects that any one of the comparators does not provide the disagreement signal for n consecutive bits, the sequence of reference patterns corresponding to this comparator and the Nth sequence of low-speed data are in synchronization with each other. Clock pulses of the number corresponding to the line position of the synchronized sequence of reference patterns are eliminated by a pre-clock eliminating circuit from the high-speed clock which is applied to the demultiplexer. By this, line positions of the N parallel sequences of low-speed data are sequentially shifted so that the Nth sequence of low-speed data assumes the same line position as that of the synchronized reference pattern, and as a result, the N parallel sequences of low-speed data are synchronized with the N parallel sequences of reference patterns, respectively.

REFERENCES:
patent: 3144515 (1964-08-01), Kaneko
patent: 4802192 (1989-01-01), Eto et al.
patent: 4984238 (1991-01-01), Watanabe et al.
patent: 4984249 (1991-01-01), Long et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Pattern synchronizing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pattern synchronizing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern synchronizing circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1356571

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.