Pattern processing system using minimum length address loops

Details Pattern processing system using minimum length address loops Pattern processing system using minimum length address loops

1993-08-16

1995-12-05

Mancuso, Joseph

Image analysis

Learning systems

Trainable classifiers or pattern recognizers

382228, G06K 962

Patent

active

054737087

ABSTRACT:
A pattern processing system associates image input patterns with desired response codes. The image input is stored in an image buffer as an addressable array of sample values. An address sequencer provides a sequence of addresses (or "address stream") to the image buffer and to a response memory. The next address provided by the address sequencer is based upon the current address and the state of the sample value stored in the image buffer at the location corresponding to the current address. Once the address sequencer repeats and address, the address stream is in a repetitive address loop as long as the image stored in the image buffer remains constant. The address loop continues to be generated since the address sequencer always produces the same next address based upon the same current address and the same sample value stored at that current address. During a training mode, a pattern to be recognized is supplied to the image buffer and a training code representing a desired response is written into the response memory at selected locations that correspond to addresses in the address loop being generated. During a later recognition mode, when the same pattern is supplied to the image buffer, the same address loop is again generated. The previously stored training codes are read from the response memory. A response detector provides a response code output representative of the pattern based upon the most frequent code read out from the response memory.

REFERENCES:
patent: 4504970 (1985-03-01), Werth et al.
patent: 4541115 (1985-09-01), Werth
patent: 4550431 (1985-10-01), Werth et al.
patent: 4551850 (1985-11-01), Werth et al.

Affiliated with

Also associated with

Rating

Pattern processing system using minimum length address loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pattern processing system using minimum length address loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern processing system using minimum length address loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1380348