Image analysis – Image transformation or preprocessing – Image storage or retrieval
Reexamination Certificate
2007-04-10
2007-04-10
Wu, Jingge (Department: 2624)
Image analysis
Image transformation or preprocessing
Image storage or retrieval
C382S181000, C707S793000, C707S793000, C365S049130, C365S098000, C365S230010
Reexamination Certificate
active
10453636
ABSTRACT:
A plurality of reference words based on a second distance index that allows coding of a first distance index are registered in an associative memory core in advance. In a first pipeline stage, a retrieved word having a predetermined number of bits is extracted from input data in a predetermined clock cycle, and the retrieved word is coded with the second distance index and output to the core. In a second pipeline stage, the core searches for a reference word inhabiting the largest similarity with respect to the retrieved word (winner) obtained in the previous clock cycle. In a third pipeline stage, the core output result in the previous clock cycle is analyzed, one winner is determined on the basis of a specific priority, and an address indicating the location of the winner and the distance between the input data and the winner are coded and output.
REFERENCES:
patent: 5218562 (1993-06-01), Basehore et al.
patent: 6138116 (2000-10-01), Kitagawa et al.
patent: 6693815 (2004-02-01), Mattausch et al.
patent: 7113416 (2006-09-01), Koide et al.
patent: 1 227 497 (2002-07-01), None
patent: 64-19483 (1989-01-01), None
patent: 7-271816 (1995-10-01), None
patent: 11-45340 (1999-02-01), None
patent: 2001-184871 (2001-07-01), None
Toshiyuki Nozawa, et al. “A Parallel Vecto-Quantization Processor Eliminating Redundant Calculations for Real-Time Motion Picture Compression” IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1744-1751.
Stefan Jung, et al. “A Low-Power and High-Performance CMOS Fingerprint Sensing and Encoding Architecture” IEEE Journal of Solid-State Circuits, vol. 34, No. 7, Jul. 1999, pp. 978-984.
Satoshi Shigematsu, et al. “A Single-Chip Fingerprint Sensor and Identifier” IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1852-1859.
Hans Jürgen Mattausch, et al, “An Architecture for Compact Associative Memories with Deca-NS Nearest-Match Capability up to Large Distances” ISSCC Dig. of Tech. Papers, 2001, pp. 170-171, 443.
Patent Abstracts of Japan, JP 11-045340, Feb. 16, 1999.
T. Gyohten, et al., Internet Citation, 'Online!, Material for IP-Award Application, XP-002255801, pp. 1-6, “An Architecture for High-Speed and Compact Associative-Memory Macros”, 2000.
M. Van De Panne, et al., IEEE Pacific Rim Conference on Communications, Computers and Signal Processing XP-010084458, pp. 612-615, “MACHAM: A Best Match Content Addressable Memory”, Jun. 1, 1989.
H. J. Mattausch, et al., Symposium on VLSI Circuits Digest of Technical Papers, XP-002255802, pp. 252-255, “Fully-Parallel Patern-Matching Engine with Dynamic Adaptability to Hamming or Manhattan Distance”, 2002.
Koide Tetsushi
Mattausch Hans Juergen
Patel Shefali
President of Hiroshima University
Wu Jingge
LandOfFree
Pattern matching and pattern recognition system, associative... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern matching and pattern recognition system, associative..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern matching and pattern recognition system, associative... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3739940