Excavating
Patent
1997-07-15
1998-08-18
Chung, Phung M.
Excavating
371 211, 371 271, G11C 2900
Patent
active
057967482
ABSTRACT:
A semiconductor test system makes possible to test memory devices having arbitrary latency cycles when using a plurality of pattern generators. In each of the pattern generators, a fixed cycle shift circuit shifts an expected value signal by one cycle with the operating period of the pattern generator, a selector selects one of the expected value signals from the plurality of pattern generators including the pattern generator of itself, and cycle shift circuit is provided at the output of the selector. In another aspect, the semiconductor test system further includes a plurality of timing generators for generating a plurality of strobe signals to be supplied to a comparator, and a plurality of phase converters for shifting the phases of the expected value pattern from the pattern generators.
REFERENCES:
patent: 4293950 (1981-10-01), Shimizu et al.
patent: 4497056 (1985-01-01), Sugamori
patent: 4631724 (1986-12-01), Shimizu
patent: 4972418 (1990-11-01), Chou
patent: 5412662 (1995-05-01), Honma et al.
Hashimoto Jun
Housako Takahiro
Advantest Corp.
Chung Phung M.
LandOfFree
Pattern generator in semiconductor test system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pattern generator in semiconductor test system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pattern generator in semiconductor test system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1122314