Semiconductor device manufacturing: process – Making passive device
Reexamination Certificate
2000-11-17
2002-11-05
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making passive device
C324S754090
Reexamination Certificate
active
06475871
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention pertains to integrated circuits and more particularly to the design and measurement of test structures for via/contact yield improvement in semiconductor manufacturing.
The fabrication of integrated circuits is an extremely complex process that may involve hundreds of individual operations. Basically, the process includes the diffusion of precisely predetermined amounts of dopant material into precisely predetermined areas of a silicon wafer to produce active devices such as transistors. This is typically done by forming a layer of silicon dioxide on the wafer, then utilizing a photomask and photoresist to define a pattern of areas into which diffusion is to occur through the silicon dioxide mask. Openings are then etched through the silicon dioxide layer to define the pattern of precisely sized and located openings through which diffusion will take place. After a predetermined number of such diffusion operations have been carried out to produce the desired number of transistors in the wafer, they are interconnected as required by interconnection lines. These interconnects are typically formed by deposition of an electrically conductive material which is defined into the desired interconnect pattern by a photomask, photoresist and etching process. A typical completed integrated circuit may have millions of transistors contained with a 0.1 inch by 0.1 inch silicon chip and interconnects of submicron dimensions.
The conductors which connect from one interconnect layer to another interconnect layer (either above or below the current layer) are called vias. The conductors which connect from one interconnect layer to a transistor are called contacts. Typically, a large complete integrated circuit may have anywhere from 1-10 million vias and contacts. A failure of any one of these vias or contacts usually means a complete failure of the circuit. Thus, exceptionally high yields are required for vias and contacts (usually better than 5 failures per billion vias or contacts).
Traditionally, via and contact yields are measured by fabricating test structures composed of chains of vias or contacts connected end to end in a serial fashion such as shown in FIG.
1
. As shown in
FIG. 1
, the test structure chain, generally designated
10
, comprises the series connection of interconnects
12
of one interconnect layer with interconnects
14
of another interconnect layer through vias
16
. The ends
18
of the chain
10
are routed to test pads (not shown) to which test equipment for determining failures is connected. Optical inspection equipment is usually not reliable or useful especially for current process technologies. These chains need to be long enough to permit measurement of very small failure rates. Unfortunately, overly long via or contact chain cannot be measured because the resistance would be too high. Also, if there is a failure in a 1,000,000 long via chain, there is no easy way of knowing exactly which via or contact failed. Sometimes, a via chain will be tapped at multiple places to overcome some of these limitations, but this is usually only a limited solution.
SUMMARY OF THE INVENTION
The present invention comprises a test structure for localizing via and contact failures and for determining spatial failures within a die. The test structure of the present invention enables determination and modeling of the effect of neighborhood and via attributes on yield; observation and modeling of spatial or systematic failures within a die; measurement and modeling of via or metal shorts independently from via opens; and enables the use of digital testers as well as analog testers.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1
is a schematic depiction of a traditional test structure chain comprising a series connection of interconnects of one interconnect layer with interconnects of another interconnect layer through vias.
FIG. 2
depicts a configuration of an exemplary embodiment of a test structure in accordance with the present invention.
FIGS. 3A
,
3
B and
3
C are schematic depictions of examples of different block configurations for a passive multiplexor test structure in accordance with the present invention.
FIG. 4
is a schematic depiction of exemplary attributes used inside a bit cell to model via yield as a function of neighboring patterns and attributes of the via chain itself in accordance with the present invention.
FIG. 5A
depicts an exemplary configuration of a multiplexor test structure with proximate neighboring structures; and
FIG. 5B
is a graphic depiction of an exemplary yield pattern by bit cell for the multiplexor test structure depicted in FIG.
5
A.
FIG. 6A
depicts an exemplary configuration of a multiplexor test structure substantially isolated from neighboring structures; and
FIG. 6B
is a graphic depiction of an exemplary yield pattern by bit cell for the multiplexor test structure depicted in FIG.
6
A.
FIG. 7
is a schematic representation of a 4×4 multiplexor test structure in which an erroneous current reading is made.
FIG. 8
is a schematic representation of a 4×4 multiplexor test structure in which the erroneous current reading in
FIG. 7
is eliminated.
FIG. 9A
contains a table listing measurement vectors for parametric testing on a 4×4 multiplexor of the type depicted schematically in FIG.
9
B.
FIG. 10A
is a schematic depiction of a measurement setup using a digital tester; and
FIG. 10B
depicts, in schematic form, that portion of the measurement test setup contained within the circled region of FIG.
10
A.
REFERENCES:
patent: 3751647 (1973-08-01), Maeder et al.
patent: 4795964 (1989-01-01), Mahant-Shetti et al.
patent: 4835466 (1989-05-01), Maly et al.
patent: 4939681 (1990-07-01), Yokomizo et al.
patent: 5067101 (1991-11-01), Kunikiyo et al.
patent: 5068547 (1991-11-01), Gascoyne
patent: 5070469 (1991-12-01), Kunikyo et al.
patent: 5286656 (1994-02-01), Keown et al.
patent: 5301118 (1994-04-01), Heck et al.
patent: 5438527 (1995-08-01), Feldbaumer et al.
patent: 5486786 (1996-01-01), Lee
patent: 5502643 (1996-03-01), Fujinaga
patent: 5625268 (1997-04-01), Miyanari
patent: 5627083 (1997-05-01), Tounai
patent: 5629877 (1997-05-01), Tamegaya
patent: 5655110 (1997-08-01), Krivokapic et al.
patent: 5703381 (1997-12-01), Iwasa et al.
patent: 5778202 (1998-07-01), Kuroishi et al.
patent: 5790479 (1998-08-01), Conn
patent: 5798649 (1998-08-01), Smayling et al.
patent: 5822258 (1998-10-01), Casper
patent: 5852581 (1998-12-01), Beffa et al.
patent: 5867033 (1999-02-01), Sporck et al.
patent: 5903012 (1999-05-01), Boerstler
patent: 5966527 (1999-10-01), Krivokapic et al.
patent: 5982929 (1999-11-01), Ilan et al.
patent: 5999480 (1999-12-01), Ong
patent: 6005829 (1999-12-01), Conn
patent: 6063132 (2000-05-01), DeCamp et al.
patent: 6066179 (2000-05-01), Allan
patent: 6072804 (2000-06-01), Beyers, Jr.
patent: 6075417 (2000-06-01), Cheek et al.
patent: 6075418 (2000-06-01), Kingsley et al.
patent: 6118137 (2000-09-01), Fulford, Jr. et al.
patent: 6124143 (2000-09-01), Sugasawara
patent: 6134191 (2000-10-01), Alfke
D Kahng, T.A. Shankoff, T.T. Sheng and S.E. Haszko; “A Method for Area Saving Palnar Isolation Oxides Using Oxidation Protected Sidewalls”, Nov. 1980, J Electrochem. Soc.: Solid State Sceince and Technology; p. 2468-2471.*
Walton et al., “A Novel Approach for Reducing the Area Occupied by Contact Pads on Process Control Chips”,Proc. IEEE 1990 Int. Conference on Microelectronic Test Structures, vol. 9, Mar. 1990, pp. 75-80.
Beckers and Hilltrop, “The Spidermask: A New Approach for Yield Monitoring Using Product Adaptable Tet Structures”,Proc IEEE 1990 Int. Conference on Microelectronic Test Structures, vol. 8, Mar. 1990, pp. 61-66.
Liebman et al. “Understanding Across Chip Lane Width Variation: The First Step Toward Optical Proximity Correction”, SPIE vol. 3051, pp. 124-136.
PCT International Search Report, Feb. 20, 2001.
Nurani et al., “In-Line Yield Prediction Methodologies Using Patterned Wafer Inspection Information”, IEEE Transactions on Semiconductor Manufacturing, vol
Hess Christopher
Stine Brian E.
Weiland Larg H.
Duane Morris LLP
Niebling John F.
PDF Solutions, Inc.
Stevenson André C
LandOfFree
Passive multiplexor test structure for integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Passive multiplexor test structure for integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Passive multiplexor test structure for integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2952498