Passive hierarchical bitline memory architecture which resides i

Static information storage and retrieval – Interconnection arrangements

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 51, 257211, 257765, H01L 2904

Patent

active

054576474

ABSTRACT:
In a high density memory, such as a SRAM, DRAM, EPROM or EEPROM, a hierarchical bitline configuration is utilized such that a number of local bitlines are connected to a master bitline through interface circuitry which connects a local bitline to the master bitline. Local select signals, when set to the appropriate voltage level, couple a local bitline to the master bitline. In addition to reducing the local bitline capacitance that must be driven by memory cells, the hierarchical configuration may provide layout area savings as well.

REFERENCES:
patent: 4131951 (1978-12-01), Asahi
patent: 4482984 (1984-11-01), Oritani
patent: 4558435 (1985-12-01), Hsieh
patent: 4590588 (1986-05-01), Itoh et al.
patent: 4685086 (1987-08-01), Tran
patent: 4712194 (1987-12-01), Yamaguchi et al.
patent: 4920517 (1990-04-01), Yamauchi et al.
patent: 4926382 (1990-05-01), Sakui et al.
patent: 4928268 (1990-05-01), Nogle et al.
patent: 4970685 (1990-11-01), Koyanagi
patent: 4984196 (1991-01-01), Tran et al.
patent: 5047825 (1991-09-01), Yasaka et al.
patent: 5267192 (1993-11-01), Nogami
patent: 5270976 (1994-12-01), Tran
patent: 5321280 (1994-06-01), Sakai
patent: 5343433 (1994-08-01), Duvvury et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Passive hierarchical bitline memory architecture which resides i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Passive hierarchical bitline memory architecture which resides i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Passive hierarchical bitline memory architecture which resides i will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2314938

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.