Patent
1996-06-12
1998-10-13
An, Meng-Ai T.
395306, 395882, 395284, 395281, G06F 1340
Patent
active
058225510
ABSTRACT:
A computer system includes a first passive backplane having a local bus, a memory bus, and peripheral bus. The computer system includes a first printed circuit board having a microprocessor, and connected to the local bus and to the memory bus. The computer system includes a second printed circuit board having a memory and connected to the memory bus. The computer system also includes a third printed circuit board having a peripheral controller, and connected to the local bus and to the peripheral bus The disclosed computer system further includes a second backplane. The second backplane is connected to the first passive backplane through a connector, where at least one of the local and peripheral buses extends from the first passive backplane to the second backplane through the connector. The computer system also includes a plurality of peripheral slots located on the second backplane and connected to the peripheral bus.
REFERENCES:
patent: 3337838 (1967-08-01), Damiano et al.
patent: 3366915 (1968-01-01), Miller
patent: 3444506 (1969-05-01), Wedekind
patent: 4487463 (1984-12-01), Tillotson
patent: 4572604 (1986-02-01), Ammon et al.
patent: 4616406 (1986-10-01), Brown
patent: 4655526 (1987-04-01), Shaffer
patent: 4698663 (1987-10-01), Sugimoto et al.
patent: 4700274 (1987-10-01), Laut
patent: 4734042 (1988-03-01), Martens et al.
patent: 4876664 (1989-10-01), Bittorf et al.
patent: 4881901 (1989-11-01), Mendenhall et al.
patent: 4897055 (1990-01-01), Jurista et al.
patent: 4943846 (1990-07-01), Shirling
patent: 4975066 (1990-12-01), Sucheski et al.
patent: 4979075 (1990-12-01), Murphy
patent: 4997376 (1991-03-01), Buck et al.
patent: 5037311 (1991-08-01), Frankeny et al.
patent: 5065141 (1991-11-01), Whitsitt
patent: 5071363 (1991-12-01), Reylek et al.
patent: 5073864 (1991-12-01), Methvin et al.
patent: 5081563 (1992-01-01), Feng et al.
patent: 5102342 (1992-04-01), Marian
patent: 5123164 (1992-06-01), Shaheen et al.
patent: 5137456 (1992-08-01), Desai et al.
patent: 5167511 (1992-12-01), Krajewski et al.
patent: 5192220 (1993-03-01), Billman et al.
patent: 5281151 (1994-01-01), Arima et al.
patent: 5301281 (1994-04-01), Kennedy
patent: 5309024 (1994-05-01), Hirano
patent: 5317697 (1994-05-01), Husak et al.
patent: 5326936 (1994-07-01), Taniuchi et al.
patent: 5334279 (1994-08-01), Gregoire
patent: 5342999 (1994-08-01), Frei et al.
patent: 5349343 (1994-09-01), Oliver
patent: 5351393 (1994-10-01), Gregoire
patent: 5355453 (1994-10-01), Row et al.
patent: 5357624 (1994-10-01), Lavan
patent: 5371404 (1994-12-01), Juskey et al.
patent: 5371866 (1994-12-01), Cady
patent: 5376825 (1994-12-01), Tukamoto et al.
patent: 5384692 (1995-01-01), Jaff
patent: 5390412 (1995-02-01), Gregoire
patent: 5428750 (1995-06-01), Hsieh et al.
patent: 5499341 (1996-03-01), Wilson
patent: 5572685 (1996-11-01), Fisher et al.
patent: 5617546 (1997-04-01), Shih et al.
patent: 5625780 (1997-04-01), Hsieh et al.
patent: 5625802 (1997-04-01), Cho et al.
patent: 5649100 (1997-07-01), Ertel et al.
"AMP-ASC Interconnection Systems," AMP Incorporated, Product Information Bulletin, pp. 1-4, copyright 1991.
Barnhouse, "Bifurcated Through-Hole Technology--An Innovative Solution to Circuit Density," Connection Technology, pp. 33-35, Feb. 1992.
"Micro-Strip Interconnection System," AMP Product Guide, pp. 3413-3414, Jun., 1991.
"Rib-Cage II Through-Mount Shrouded Headers" and Micropax Board-to-Board Interconnect System, Du Pont Connector Systems Product Catalog A, pp. 2-6, 3-0, 3-1, Feb., 1992.
"82430 PCIset Cache/Memory Subsystem," Intel Corporation, pp. 1-188, Mar. 1993.
"The PCI Revision 1.0 Specification," published by Intel Corporation, specifically Chapter 4.42 Systems Parameters, Jun. 22, 1992.
"82420/82430 PCIset ISA and EISA Bridges," Intel Corporation, pp. 1-350, Dec. 1993.
"R4000 Microprocessor User's Manual" with inserts by Toshiba.
"Pentium Processor User's Manual," Intel Corporation, vol. 1-3, 1993.
"Short Form Catalog," 82C711 Data Book, Chips and Technologies, Inc., Fall, 1992.
George D. Gregoire, "3-Dimensional Circuitry Solves Fine Pitch SMT Device Assembly Problem;" Connection Technology.
Dimensional Circuits Corporation, "Dimensional Circuits Corp. Awarded Two U.S. Patents," D.C.C. News, Apr. 5, 1994.
George D. Gregoire, "Very Fine Line Recessed Circuitry--A New PCB Fabrication Process".
M.J. Doughterty, "A Sem-E Module Avionics Computer with PI-Bus Backplane Communication", Institute of Electrical and Electronics Engineers, May 21-25, 1990, pp. 169-173.
D. Eidsmore, "MC68000 and Z80A Share Multiprocesor Bus in S-100 SBC Line", Computer Design, Jun. 1982, Winchester, Massachusetts, vol. 21, No. 6, pp. 38-40.
Y. Belopolsky, "Interaction of Multichip Module Substrates with High-density Connectors" of IEEE Micro, Apr. 1993, vol. 13, No. 2, ISSN 0272-1732, pp. 36-44.
C. Van Veen, "LRU Servicing Practice Impacts Interconnection", Electronic Product Design, Jun. 1992, UK., vol. 13, No. 6, ISSN 0263-1474, pp. 45-47.
E. Baker and J. Shakib, "Input/Output Cards for Device Attachments", IBM Technical Disclosure Bulletin, vol. 27, No. 4b, Sep. 1984, New York, pp. 2406-2407.
M. Ernstberger et al., "The High Density Backplane Interconnect System", Connection Technology, Aug. 1991, vol. 7, No. 8, ISSN 8756-4076, pp. 19-21.
Readout, "Board Level Options for RISC processors", Electronic Engineering 61, Mar. 1989, No. 747, Woolwich, London, GB, pp. 71-72.
C. Van Veen, "Making the Right Packaging Connections with Backplane Interconnections," Electronic Packaging & Production, Newton, MA, May 1991., pp. 76-79.
Bizzarri Maurice
Crane, Jr. Stanford W.
Erickson Willard
Portuondo Maria M.
An Meng-Ai T.
The Panda Project
LandOfFree
Passive backplane capable of being configured to a variable data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Passive backplane capable of being configured to a variable data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Passive backplane capable of being configured to a variable data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-323987