Passivated dual dielectric gate system and method for fabricatin

Details Passivated dual dielectric gate system and method for fabricatin Passivated dual dielectric gate system and method for fabricatin

1986-02-20

1987-11-17

James, Andrew J.

357 234, 357 2315, 357 59, 357 60, H01L 2978, H01L 2904, H01L 2914, H01L 2946

Patent

active

047077212

ABSTRACT:
A passivated dual dielectric gate system compatible with low temperature processing utilizes a dual dielectric system with a silicon dioxide dielectric film or layer at the monocrystalline substrate surface, or termination. The dual dielectric system includes a dielectric film at the substrate surface of thicknesses of from 200 to 1000 .ANG.(or greater ). Respective layers of undoped amorphous silicon and titanium nitride overlie the top of the silicon dioxide and an aluminum gate metal layer overlies the titanium nitride layer. The structure can be patterned by selectively patterning photoresist and a dry or dry/wet etch processses. The structure is patterned and etched as desired. The system has enhanced surface mobilities due to lower oxide fixed charge density and smoother, more abrupt dielectric/monocrystalline interface region, is applicable to wide variety of MOSFET applications, and is inherently less electrostatic discharge (ESD) sensitive than conventional gate structures due to the distributed electric field.

REFERENCES:
patent: 3996656 (1976-12-01), Cook, Jr.
patent: 4570328 (1986-02-01), Price et al.
Arthur J. Learn, "Modeling of the Reaction for Low Pressure Chemical Vapor Deposition of Silicon Dioxide", Journal of the Electrochemical Society, vol. 132, No. 2, pp. 390-393, Feb. 1985.
J. Nulman, et al., "Rapid Thermal Processing of Thin Gate Dielectrics, Oxidation of Silicon", IEEE Elec. Dev. Ltrs., vol. EDL6, No. 5, May 1985.
C. Y. Ting, "Using Titanium Nitride and Silicon Nitride for VLSI Contacts", IBM Technical Disclosure Bulletin, vol. 24, No. 4, Sep., 1981 pp. 1976-1977.
H. J. Herzog, et al., "X-Ray Investigation of Boron-and Germanium Doped Silicon Epitaxial Layers", J. Electrochem. Soc., Solid State Science-and Technology, Dec. 1984, pp. 2969-2974.
F. E. Holmes, et al., "VMOS-A New MOS Integrated Circuit Technology", Solid State Electronics, vol. 17, pp. 791-797, 1974.
Taher Daud, "Submicron Silicon MOSFET", NASA Tech. Briefs, p. 40, Jan./Feb., 1986.

Affiliated with

Also associated with

Rating

Passivated dual dielectric gate system and method for fabricatin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Passivated dual dielectric gate system and method for fabricatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Passivated dual dielectric gate system and method for fabricatin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1453122