Boots – shoes – and leggings
Patent
1989-06-26
1993-03-09
Clark, David L.
Boots, shoes, and leggings
364DIG1, 3642804, 3642805, G06F 945
Patent
active
051931907
ABSTRACT:
A computer program to be compiled is optimized prior to carrying out the final compilation. Subgraphs within the program are identified and examined for optimization beginning with the entire program as the largest subgraph. The number of entities in each subgraph which are relevant to each dimension of arrays used to represent data flow equations is determined. Next, the amount of memory required to contain the arrays is determined. If that memory requirement is within a predefined memory usage limit for the compilation, then a specified procedure of the compilation process is applied. If the memory requirement to contain the arrays exceeds the predefined memory usage limit for the compilation, the process is repeated for successively smaller subgraphs within the program in an attempt to find a subgraph to which the memory limits allow application of the specified procedure.
REFERENCES:
patent: 4435753 (1984-03-01), Rizzi
patent: 4506325 (1985-03-01), Bennett et al.
patent: 4567574 (1986-01-01), Saade et al.
patent: 4571678 (1986-02-01), Chaitin
patent: 4642764 (1987-02-01), Auslander et al.
patent: 4642765 (1987-02-01), Cocke et al.
patent: 4656582 (1987-04-01), Chaitin et al.
patent: 4656583 (1987-04-01), Auslander et al.
patent: 4773007 (1988-09-01), Kanada et al.
patent: 4782444 (1988-11-01), Munshi et al.
patent: 4953084 (1990-08-01), Meloy et al.
patent: 4961141 (1990-10-01), Hopkins et al.
Gries, D., Compiler Construction for Digital Computers, pp. 375-411 (1971).
J. T. Schwartz, "On Programming" An Interim Report on the SETL Language. Installment II: The SETL Language and Examples of its Use, Courant Institute of Math Sciences, NYU 1973, pp. 293-310.
E. Morel and C. Renvoise, "Global Optimization by Suppression of Partial Redundancies", CACM, vol. 22, No. 2, pp. 96-103, 1979.
A. Aho and J. Ullman, "Principles of Compiler Design", Addison Wesley, 1977, pp. 13-19, 406-477.
Proceedings of the Sigplan Symposium on Compiler Construction, vol. 14, No. 8, Aug. 6, 1979, Denver, US, pp. 214-220, J. E. Ball, "Predicting the Effects of Optimization on a Procedure Body (Program Compilers)", the whole document.
Decus Proceedings of the Spring Symposium, May 12, 1969, Wakefield, US, pp. 103-104, D. R. Donati et al, "Techniques for Compiling Large Fortran Programs for PDP-9 Computer", p. 103, column 2, line 11-p. 104, column 1, line 12.
Hewlett-Packard Journal, vol. 37, No. 1, Jan. 1986, pp. 4-18, D. S. Coutant et al, "Compilers for the New Generation of Hewlett-Packard Computers", p. 6-p. 7, section Components of the Optimizer, p. 10, column 1, line 54 p. 10, column 2, line 13.
Janczyn Joyce M.
Markstein Peter W.
Clark David L.
Fagan Matthew C.
International Business Machines - Corporation
Lefeve Douglas H.
LandOfFree
Partitioning optimizations in an optimizing compiler does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partitioning optimizations in an optimizing compiler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partitioning optimizations in an optimizing compiler will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216341