Boots – shoes – and leggings
Patent
1993-06-10
1999-04-06
Hayes, Gail O.
Boots, shoes, and leggings
G06F 1500
Patent
active
058926810
ABSTRACT:
An automated system for partitioning a set of Boolean logic equations onto one or more devices selected from a plurality of commercially available devices. The system utilizes a processor having a memory containing information on the different architectural types of devices, physical device information on individual devices and user generated design constraints, weighting factors and partitioning directives. Based upon this stored information, the system of the present invention selects all acceptable architectural types of devices wherein at least one of the Boolean logic equations can be placed thereon. For all physical devices associated with the acceptable architectural types only those devices which fall within the selected user constraints are selected. The system then evaluates the weighting factors to order the devices in order of cost value and then fits the equations according to the partitioning directives to the devices. During the fitting process, an optimum device solution is attained having a least cost value for which the system produces an output map suitable for the user of the system to configure the selected devices to implement the set of equations.
REFERENCES:
patent: 3617714 (1971-11-01), Kernighan
patent: 4831543 (1989-05-01), Mastellone
patent: 4896272 (1990-01-01), Kurasawa
patent: 4918614 (1990-04-01), Modanos et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 5140526 (1992-08-01), McDermith et al.
EDN, vol. 33, No. 4, Feb. 18, 1988, Small, "PLD-design software meets the challenge of multiple-device PLD applications", pp. 61-64.
APS Text Search and Retrieval Manual, Planning Research Corporation, 1986 revision, pp. 2-9, 4-3 & 4-4.
Wescon/87 Conference Record, pp. 1-6, (conference date Nov. 18-20, 1987, Los Angeles, CA), Ditzinger et al., "A top down approach to PLD design and gate array design" (abstract only provided).
Electronic Design, vol. 28, No. 19, Oct. 11, 1990, Maliniak, "PLD design tools mature", pp. 55-64.
News Release: PTS Prompt, Apr. 22, 1987, "Enhanced PLD compiler with database of PLD databooks".
News Release: PTS Prompt, Feb. 2, 1987, "PLD Design Package Chooses Target Device".
News Release: PTS Prompt, Jul. 1, 1986, "Kontron's LOG/IC Eases Programmable Logic Design".
ESD: The Electronic System Design Magazine, vol. 17, No. 7, Jul. 1987, Collett et al. "Advanced development tools automate PLD design", pp. 40-48 (abstract provided only).
ESD: The Electronic System Design Magazine, vol. 19, No. 5, May 1989, "Software to squash designs and pick PLD's", pp. 32-33.
Conference: IEEE Conference on Computer Aided Design, ICCAD-88, Santa Clara, CA, Nov. 1988, IEEE Cat. No. 88CH2657-5), pp. 466-469, (abstract only).
Specifications GATES, Data I/O Corporation, 1988, 2 pages.
Futuredesigner, FutureNet (Division of Data I/O Corporation, 1988, 2 pages.
Specifications ABEL Version 3.0, Data I/O Corporation, 1988, 1 page.
ABEL A High-Level Design Tool For Programmable Logic, Data I/O Corporation, 1987, 2 pages.
ABEL Design Example -4 to 1 Serial Port Mux, Date Unkown, 3 pages.
The Shortest Connection Between Idea And Silicon|, ISDATA Inc., Date Unkonwn, 1 page.
LOG/ic Design Made Easy|, ISDATA Inc., Nov. 1988, 4 pages.
LOG/ic Data Sheet, ISDATA, Inc., Jun. 1988, 6 pages.
Banki Mehrdad
Bush Kevin Michael
McDermith William Ono
Hayes Gail O.
Huntley David
Minc Incorporated
LandOfFree
Partitioning of Boolean logic equations into physical logic devi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partitioning of Boolean logic equations into physical logic devi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partitioning of Boolean logic equations into physical logic devi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1376822