Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-10-17
2006-10-17
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
Reexamination Certificate
active
07124071
ABSTRACT:
A model is partitioned into a plurality of partitions to be processed by a selected number of processors. Since the partitions are substantially independent of one another, the policy employed in the mapping of the partitions to the processors is flexible. Further, in the case in which the model is a chip, at least a portion of the clock and maintenance logic of the chip is also partitioned and mapped to the selected number of processors.
REFERENCES:
patent: 4914612 (1990-04-01), Beece et al.
patent: 5146460 (1992-09-01), Ackerman et al.
patent: 5247650 (1993-09-01), Judd et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5519848 (1996-05-01), Wloka et al.
patent: 5673199 (1997-09-01), Gentry
patent: 5862361 (1999-01-01), Jain
patent: 6108494 (2000-08-01), Eisenhofer et al.
patent: 6110217 (2000-08-01), Kazmierski et al.
patent: 6339836 (2002-01-01), Eisenhofer et al.
Manjikian and Loucks; “High Performance Parallel Logic Simulation on a Network of Workstations”, Proc. 7th Workshop on Parallel and Distributed Simulation (PADS), vol. 23, No. 1, pp. 76-84, 1993.
Casas et al.; “Logic Verification Of Very Large Circuits Using Shark”; VLSI Design, 1999. Proceedings. Twelfth International Conference on Jan. 7-10, 1999 pp. 310-317.
“Distributed Simulation for Structural VHDL Netlists”, W. van Almsick, W. Daehn, D. Bernstein, European Design Automation Conference with Euro-VHDL '94, Sep. 19-23, 1994, pp. 598-603.
“Partitioning of VHDL Models For A Distributed Simulation In A Workstation Cluster”, M. Koch, D. Tavangarian, Systems Analysis Modelling Simulation, Jun. 26-30, 1995, pp. 595-598.
“Coupled Distributed Parallel Simulation”, IBM Technical Disclosure Bulletin, L.J. Cesa, T.E. Rosser, vol. 34, No. 10A, Mar. 1992, pp. 273-277.
“Hardware Description Language Modeling For Analog-Digital Hardware Designs”, IBM Technical Disclosure Bulletin, M.W. Brown, B. R. Stanisic, vol. 33, No. 6A, Nov. 1990, pp. 112-116.
Joe Soon I.
Mellors William K
Rich Marvin J
Campbell John E.
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Ochoa Juan Carlos
Rodriguez Paul L.
LandOfFree
Partitioning a model into a plurality of independent... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partitioning a model into a plurality of independent..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partitioning a model into a plurality of independent... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3619444