Boots – shoes – and leggings
Patent
1988-10-25
1990-02-27
Zache, Raulfe B.
Boots, shoes, and leggings
36424341, 36424342, 36424343, 36424344, 36424345, G06F 900
Patent
active
049051415
ABSTRACT:
A CPU has N-1 ports for concurrently making memory requests and transferring data using a cache with M partitions. Each partition includes a cache directory partition and a corresponding cache data store partition. Each port has a Partition Look-Aside Table (PLAT). Each PLAT has multiple entries that store the most-recent valid memory requests made by its CPU port. A PLAT entry includes a cache partition identifier, a control field, and a congruence-class address for locating associated data in the identified partition. Simultaneous cache accessing in up to N-1 different partitions may be made by N-1 CPU requests have PLAT local hits. The Nth port services global cache misses. An address switch simultaneously connects the CPU requests to up to N different partitions. A PLAT "local hit" occurs when a CPU request equals PLAT valid entry, enabling immediate accessing of the requested data in the identified partition. A PLAT "miss" generates a "global" request sent to all partitions. If the global request is found in any partition, a global "hit" occurs, and the data is transferred to the requesting CPU port through a data bus switch, and the port's PLAT is validated. If the global request is not found in any partition, a global "miss" occurs, which is sent to the system memory hierarchy for a data fetch; LRU circuits select a partition for receiving the data fetch, and a new PLAT entry is generated for the requesting port.
REFERENCES:
patent: 4004278 (1977-02-01), Nagashima
patent: 4075686 (1978-02-01), Calle et al.
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4371929 (1983-02-01), Brann et al.
patent: 4429363 (1984-01-01), Duke et al.
patent: 4430712 (1984-02-01), Coulson et al.
patent: 4433374 (1984-02-01), Hanson et al.
patent: 4437155 (1984-03-01), Sawyer et al.
patent: 4466059 (1984-08-01), Bastian et al.
patent: 4493026 (1985-01-01), Olnowich
patent: 4500954 (1985-02-01), Duke et al.
patent: 4502110 (1985-02-01), Saito
patent: 4503501 (1985-03-01), Coulson et al.
patent: 4635194 (1987-01-01), Burger et al.
patent: 4663742 (1987-05-01), Anderson et al.
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4725945 (1988-02-01), Kronstadt
Goldman Bernard M.
International Business Machines - Corporation
Mills John G.
Zache Raulfe B.
LandOfFree
Partitioned cache memory with partition look-aside table (PLAT) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partitioned cache memory with partition look-aside table (PLAT) , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partitioned cache memory with partition look-aside table (PLAT) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-178146