Partitioned boundary-scan testing for the reduction of testing-i

Details Partitioned boundary-scan testing for the reduction of testing-i Partitioned boundary-scan testing for the reduction of testing-i

1992-05-15

1993-12-14

Karlsen, Ernest F.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

371 223, G01R 3128

Patent

active

052706427

ABSTRACT:
A partitioned boundary-scan interconnect test method for loaded printed wiring boards (PWB's) is disclosed which reduces testing-induced damage to electronic components. The method is adapted to expeditiously identify all short-circuits on a PWB. The partitioned boundary-scan interconnect test includes four sub-tests. A powered shorts boundary-scan sub-test searches for short-circuit faults between conventional nets and boundary-scan nets. A boundary-scan interconnect shorts sub-test searches for short-circuits between boundary-scan nets. The boundary-scan interconnect shorts sub-test is optimized by testing a single driver on each net. All other drivers are tested during a boundary-scan bus-wire sub-test. A boundary-scan in-circuit sub-test checks the connectivity of boundary-scan devices in partial boundary-scan nets (i.e., nets having a driver or receiver but not both). By partitioning the boundary-scan interconnect test into these sub-tests, the potential for testing-induced damage is reduced.

REFERENCES:
patent: 4509008 (1985-04-01), DasGupta et al.
patent: 4720672 (1988-01-01), Turino
patent: 4875003 (1989-10-01), Burke
patent: 5027353 (1991-06-01), Jarwala et al.
patent: 5043987 (1991-08-01), Stark et al.
patent: 5054024 (1991-10-01), Whetsel
patent: 5068604 (1991-11-01), Van de Lagemaat
patent: 5070296 (1991-12-01), Priebe
patent: 5159598 (1992-10-01), Welles, II et al.
"HP Boundary Scan Tutorial and BSDL Reference Guide" by Hewlett-Packard, Dec. 1990, pp. I-28 to I-40.
"IEEE Proposed Standard Testability Bus--An Update with Case Histories", Dec. 1988, pp. 334-337, by Jon Turino, IEEE Conf. on Computer Design.
"Scan Design at NEC", by Funatsu, IEEE Design & Test of Computers, pp. 50-57, Dec. 1989.
"A Universal Test and Maintenance Controller for Modules and Boards", by Lien et al, IEEE Trans. on Indust. Elect., May 1989, vol. 36, #2, pp. 231-240.
"The Impact of Boundary Scan on Board Test", by Parker, pp. 18-29, Aug. 1989, IEEE Design & Test of Computers.
Jarwala et al., "A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Interconnects", 1989 International Test Conference, 1989 IEEE, Paper 3.3, pp. 63-70.
Robinson et al., "Interconnect Testing of Boards with Partial Boundary Scan" 1990 International Test Conference, 1990 IEEE, Paper 27.3, pp. 572-581.

Affiliated with

Also associated with

Rating

Partitioned boundary-scan testing for the reduction of testing-i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Partitioned boundary-scan testing for the reduction of testing-i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partitioned boundary-scan testing for the reduction of testing-i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1708537