Partitionable embedded program and data memory for a central pro

Details Partitionable embedded program and data memory for a central pro Partitionable embedded program and data memory for a central pro

1988-03-04

1990-08-07

Shaw, Gareth D.

Boots, shoes, and leggings

3642433, 3642463, 364246, 364243, 3642466, 3642467, G06F 100

Patent

active

049474774

ABSTRACT:
A central processing unit with partitionable program and data memory includes a CRT (10) which is interfaced with an embedded program/data memory (14). The embedded memory (14) is a random access memory which has a user-defined partition address that defines an address above which all addresses are associated with program memory and below which all addresses are associated with data memory. The partition address is stored in a memory control register (106) and can be loaded therein upon initialization of the CPU (10). When the program address or the data address exceeds the address in the embedded memory (14), the CPU (10) is allowed to access external program memory (24) and external data memory (26). This is controlled by an allocation/range control logic circuit (108).

REFERENCES:
patent: 4445170 (1984-04-01), Hughes et al.
patent: 4789963 (1988-12-01), Takahashi et al.

Affiliated with

Also associated with

Rating

Partitionable embedded program and data memory for a central pro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Partitionable embedded program and data memory for a central pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partitionable embedded program and data memory for a central pro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-966455