Electric lamp and discharge devices – With gas or vapor – Three or more electrode discharge device
Reexamination Certificate
2001-04-05
2003-07-01
O'Shea, Sandra (Department: 2975)
Electric lamp and discharge devices
With gas or vapor
Three or more electrode discharge device
Reexamination Certificate
active
06586880
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a structure of partition wall for defining unit-light emitting areas in a surface discharge scheme AC type plasma display panel.
2. Description of the Related Art
Recent years, a plasma display panel of a surface discharge scheme AC type as an oversize and slim display for color screen has been received attention, which is becoming widely available.
FIGS. 9
to
13
schematically show the cell structure for the surface discharge scheme AC type plasma display panel which has been proposed by the present applicant.
FIG. 9
is a front view of the cell structure.
FIG. 10
is a sectional view taken along the V
1
—V
1
line of FIG.
9
.
FIG. 11
is a sectional view taken along the V
2
—V
2
line of FIG.
9
.
FIG. 12
is a sectional view taken along the W
1
—W
1
line of FIG.
9
.
FIG. 13
is a sectional view taken along the W
2
—W
2
line of FIG.
9
.
In
FIGS. 9
to
13
, on the backside of a front glass substrate
1
to serve as a display screen of the plasma display panel (referred as “PDP” hereinafter), a plurality of row electrode pairs (x, Y) are arranged in parallel to extend in the row direction of the front glass substrate
1
(in the left-to-right direction of FIG.
9
).
The row electrode X is composed of T-shaped transparent electrodes Xa formed of a transparent conductive film made of ITO (Indium Tin Oxide) or the like, and a bus electrode Xb which is formed of a metal film, extends in the row direction of the front glass substrate land connects to narrowed proximal ends of the transparent electrodes Xa.
Similarly, the row electrode Y is composed of T-shaped transparent electrodes Ya formed of a transparent conductive film made of ITO (Indium Tin Oxide) or the like, and a bus electrode Yb which is formed of a metal film, extends in the row direction of the front glass substrate
1
and connects to narrowed proximal ends of the transparent electrodes Ya.
The row electrodes X and Y are alternated on the front glass substrate
1
in the column direction (in the vertical direction of FIG.
9
). The transparent electrodes Xa or Ya disposed along the bus electrodes Xb, Yb extend toward the corresponding row electrode X or Y such that the tops of the widened distal ends of the transparent electrodes Xa, Ya face each other to interpose a discharge gap g, having a predetermined width, between them.
Each of the bus electrodes Xb, Yb is formed in a double layer structure with a black conductive layer Xb′, Yb′ on the display surface side and a main conductive layer Xb″, Yb″ on the back surface side.
A dielectric layer
2
is formed further on the backside of the front glass substrate
1
to overlay the row electrode pairs (X, Y). Furthermore, on the backside of the dielectric layer
2
, an additional dielectric layer
2
A is formed in each position which opposes adjacent bus electrodes Xb and Yb of the two row electrode pairs (X, Y) adjacent to each other, and additionally which opposes an area between the adjacent bus electrodes Xb and Yb, to protrude from the backside of the dielectric layer
2
and to extend in parallel with the bus electrodes Xb, Yb.
On the backsides of the dielectric layer
2
and the additional dielectric layers
2
A, a protective layer
3
made of MgO is formed.
Next, a back glass substrate
4
is arranged in parallel with the front glass substrate
1
. On the front surface of the back glass substrate
4
facing toward the display surface, column electrodes D are disposed in parallel at regularly established intervals from each other to extend at positions, opposing the transparent electrodes Xa and Ya of the row electrode pairs (X, Y), in a direction orthogonal to the row electrode pair (X, Y) (the column direction).
A white dielectric layer
5
is further formed on the face of the back glass substrate
4
on the display surface side to overlay the column electrodes D.
On the dielectric layer
5
, a plurality of partition walls
6
are disposed in the column direction regularly spaced from each other with an interstice SL′ extending in the row direction. The partition wall
6
is shaped in a ladder pattern by vertical walls
6
a
each extending in the column direction between the two column electrodes D arranged in parallel with each other, and transverse walls
6
b
each extending in the row direction in a position opposing each additional dielectric layer
2
A. The ladder-patterned partition walls
6
define the space between the front glass substrate
1
and the back glass substrate
4
into areas opposing the paired transparent electrodes Xa and Ya of each row electrode pair (X, Y), to form a quadrangular discharge cell C in each area.
For providing the partition walls
6
, a glass material layer of a predetermined thickness is formed on the dielectric layer
5
and undergoes a sandblast process to be cut through a mask having a predetermined pattern, and then the patterned glass material layer is burned.
A face of the vertical wall
6
a
of the partition wall
6
on the display surface side is out of contact with the protective layer
3
(see
FIGS. 11
,
12
) to form a clearance r therebetween. On the other hand, a face of the transverse wall
6
b
on the display surface side is in contact with a portion of protective layer
3
overlaying the additional dielectric layer
2
A (see
FIGS. 10
,
11
) to shield the adjacent discharge spaces S from each other in the column direction.
On the five faces of a surface of the dielectric layer
5
and the side faces of the vertical walls
6
a
and the transverse walls
6
b
of the partition wall
6
facing each discharge space S, a phosphor layer
7
is formed to overlay all of the five faces.
Colors of the phosphor layers
7
are set in order of red, green and blue for the sequence of discharge spaces S in the row direction.
The inside of the discharge space S is filled with a discharge gas.
Between the front glass substrate
1
and the dielectric layer
2
, a black light absorption layer
8
is formed at a position, which opposes the interstice SL′ between the adjacent partition walls
6
and which is situated between the back-to-back bus electrodes Xb and Yb of the respective row electrode pairs (X, Y) adjacent to each other in the column direction, to extend along the above bus electrodes Xb, Yb in the row direction. Furthermore, a light absorption layer
9
is formed at a position opposing the vertical wall
6
a
of the each partition wall
6
.
In the above PDP, each row electrode pair (X, Y) makes up a display line (row) L on a matrix display screen, and each discharge space S defined by each ladder-patterned partition wall
6
forms a discharge cell C.
In the above PDP, an image is displayed as follows: first, through addressing operation, discharge is caused selectively between the row electrode pairs (X, Y) and the column electrodes D in the particular discharge cells C, to scatter lighted cells (the discharge cell C in which wall charge is formed on the dielectric layer
2
) and nonlighted cells (the discharge cell C in which wall charge is not formed on the dielectric layer
2
), over the panel in accordance with the image to be displayed.
After the addressing operation, in all the display lines L, the discharge sustain pulses are applied alternately to the row electrode pairs (X, Y) in unison, and thus surface discharge is produced in each lighted cell on every application of the discharge sustain pulse.
In this manner, the surface discharge in each lighted cell generates ultraviolet radiation, and thus the red, green and blue phosphor layers
7
particularly formed in the discharge cells C are selectively excited to emit light, resulting in forming the display screen.
The above PDP has a feature in that since each partition wall
6
defines the discharge cells C in a pattern in which parallel lines cross at right angles, and the transparent electrodes Xa, Ya of the row electrodes X, Y extend from the corresponding bus electrodes Xb, Yb toward each other to independently shape into
Ajiki Hiroyuki
Amemiya Kimio
Sakai Tatsuro
Krishnan Sumati
O'Shea Sandra
Pioneer Corporation
LandOfFree
Partition-wall structure for plasma display panel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Partition-wall structure for plasma display panel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partition-wall structure for plasma display panel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3008227