Participate register for parallel loading pin-oriented registers

Details Participate register for parallel loading pin-oriented registers Participate register for parallel loading pin-oriented registers

1983-03-07

1986-06-10

Karlsen, Ernest F.

Electricity: measuring and testing

Plural, automatically sequential tests

328 97, G01R 1512, H03K 1700

Patent

active

045945446

ABSTRACT:
An automatic test system for parallel loading of data into pin registers 100 associated with pins of a device being tested includes data bus 130 for transmitting data; an address bus 120 for transmitting addresses; a set of pin registers 100, each having a unique address and each coupled to receive information from the data bus 130; a participate register 150 coupled to data bus 130 and to each of registers 100 for enabling selected ones of registers 100 to receive data from the data bus at the same time; an address decoder 110, 180 connected to the address bus 120, to each of registers 100, and to the participate register 150, for enabling one of the pin registers 100 or the participate register 150 to receive data from the data bus, the data for the participate register 150 comprising the addresses of each of the selected ones of pin registers 100 which are to receive data from the data bus in parallel.

REFERENCES:
patent: 3651315 (1972-03-01), Collins
patent: 4212075 (1980-07-01), Cleversey et al.

Affiliated with

Also associated with

Rating

Participate register for parallel loading pin-oriented registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Participate register for parallel loading pin-oriented registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Participate register for parallel loading pin-oriented registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2407717