Partial multiplier selector for multiplication circuit

Details Partial multiplier selector for multiplication circuit Partial multiplier selector for multiplication circuit

1992-09-03

1994-08-09

Nguyen, Long T.

Boots, shoes, and leggings

G06F 752

Patent

active

053372689

ABSTRACT:
The present invention simplifies a partial multiplier selector for a multiplication circuit using the Booth Algorithm. For this purpose, a partial multiplier selector according to the present invention comprises a multiplier register to store multiplier data, a plurality of partial multiplier selecting units comprising clocked inverters which divide the multiplier data stored in the multiplier register using the multiplication start signal and sequentially fetch them and control circuits comprising latch circuits which sequentially output the multiplication start signal to the partial multiplier selecting units with a delay of one clock using the clock signal.

REFERENCES:
patent: 4972362 (1990-11-01), Elkind et al.

Affiliated with

Also associated with

Rating

Partial multiplier selector for multiplication circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Partial multiplier selector for multiplication circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partial multiplier selector for multiplication circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-221417