Parser for signomial and geometric programs

Details Parser for signomial and geometric programs Parser for signomial and geometric programs

2007-11-20

2007-11-20

Vu, Tuan A (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C703S002000

Reexamination Certificate

active

09752541

ABSTRACT:
A method and apparatus for parsing signomial and geometric programs, referred to herein as “the Parser”. Signomial and Geometric programming is a unique class of mathematical problems that is useful in the study of optimization problems. The Parser is a program designed to recognize and parse both signomial and geometric programs such that they may be accepted and solved by signomial and geometric program solvers. The Parser accepts an optimization problem from a user in the form of algebraic expressions. The Parser can then identify the problem as a signomial program and can further determine if it reduces to a geometric program. If either a signomial or geometric program exists, the Parser converts the algebraic expressions to a compact numeric format that can be accepted by a computer-aided solver. In the case of a geometric program, the solver may find a global solution to the optimization problem. However, in the case of signomial program, the solver may only find a local solution. The solution found by the solver is routed back to the Parser which reports it in a user-readable format.

REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 5055716 (1991-10-01), El Gamel
patent: 5289021 (1994-02-01), El Gamel
patent: 5402358 (1995-03-01), Smith et al.
patent: 5633807 (1997-05-01), Fishburn et al.
patent: 5754826 (1998-05-01), Gamal et al.
patent: 5973524 (1999-10-01), Martin
patent: 6002860 (1999-12-01), Voinigescu et al.
patent: 6269277 (2001-07-01), Hershenson
patent: 6311145 (2001-10-01), Hershenson et al.
patent: 6311315 (2001-10-01), Tamaki
patent: 6321367 (2001-11-01), Chun et al.
patent: 6381563 (2002-04-01), O'Riordan et al.
patent: 6425111 (2002-07-01), del Mar Hershenson
patent: 6532569 (2003-03-01), Christen et al.
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 6581188 (2003-06-01), Hosomi et al.
patent: 2 131 228 (1984-06-01), None
Rajgopal et al., “Robustness of Posynomial Geometric Programming Optima”, Mathematical Programming, vol. 85, pp. 423-431, 1999.
Rajgopal, “posy.for”, directory /dept/ie/GP at ftp.pitt.edu; Jul. 22, 1996.
Rajgopal, “gpposy.for”, directory /dept/ie/GP at ftp.pitt.edu; Jul. 22, 1996.
Dennis Bricker, “Signomial Geometric Programming”, University of Iowa, <http://css.engineering.uiowa.edu/˜dbricker/Stacks—pdf8/Signomial—GP.pdf>, Apr. 1999.
AMPL: A Modeling Language for Mathematic Programming, Robert Fourer, David M. Gay, and Brian W. Kernighan, Boyd & Fraser Publishing Company, 1993 (351 pgs.).
GAMS, A User's Guide, by: Anthony Brooke, David Kendrick, Alexander Meeraus, Ramesh Raman, Tutorial by: Richard E. Rosenthal, Dec. '98, GAMS Development Corporation, 1998 (262 pgs.).
Chapter 4,Conveying Problem Structure from an Algebraic Modeling Language to Optimization Algorithyms, Robert Fourer and David M. Gay, Northwestern Universit and; Bell Laboratories, (pg. 77-89); Computing Tools for Modeling, Optimization and Simulation:Interfaces in Computer Science and Operations Research, edited by Manuel Laguna, University of Colorado, Jose Luis Gonzalez Velarde, ITESM Campus Monterrey.
An Infeasible Interior-point Algorithm for Solving Primal and Dual Geometric Programs, K.O. Kortanek, Xiaojie Xu, Yinyu Ye, Mathematic Programming, A Publication of the Mathematic Programming Society, Series B, Interior Point Methods in Theory and Practice, edited by Kurt Anstreicher, vol. 76 (1997) No. 1-2 Jan. 1997 (pp. 155-181).
Chapter 4,sdpsol: A Parser/Solver for Semidefinite Programs with Matrix Structure, Shao-Po Wu and Stephen Boyd (pp. 79-91).
Mediero, F., et al., “A Vertically Integrated Tool For Automated Design Of Sigma Delta Modulators”, IEEE Journal of Solid-State Circuits, vol. 30., No. 7, Jul. 1, 1995, pp. 762-767.
Von Kaenel, V., et al., “A 320MHz, 1.5mW at 1.36V CMOS PLL For Microprocessor Clock Generation”, IEEE Solid-State Circuits Conference, Nov. 9, 1996, Digest of Technical Papers, 42nd ISSCC96/ Session 8 / Digital Clock and Latches /Paper FA 8.2.
Chan, et al., “Analysis of Linear Networks and Systems,” Addison-Wesley Publishing Company, 1972, pp. 23-25 and 46-57.
Young, et al., “A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessor”, IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1599-1607.
NOVOF, et al., “Full Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter”, IEEE Journal of Solid-State Circuits, vol. 30., No. 11, Nov. 1995, pp. 1259-1266.
Mohan, et al., “Simple Accurate Expressions for Planar Spiral Inductances”, IEEE Journal of Solid-State Circuits, vol. 34, No. 10, Oct. 1999, pp. 1419-1424.
Hershenson, “CMOS Analog Circuit Design Via Geometric Programming”, A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University, Nov. 1999, 241 pages.
Hershenson, M., et al., “Optimization of Inductor Circuits via Geometric Programming”, pp. 994-998, Design Automation Conference, Jun. 21, 1999, Proceedings.
Hershenson, M., et al., “Automated Design of Folded-Cascode Op-Amps with Sensitivity Analysis”, pp. 121-124, Electronics, Circuits and Systems, IEEE International Conference on LISBOA, Sep. 7-10, 1998.
Gielen, G., et al., “An Analogue Module Generator For Mixed Analogue/Digital ASIC Design”, International Journal of Circuit Theory and Applications, vol. 23, pp. 269-283, 1995.
Kortanek, K.O., et al., “An Infeasible Interior-Point Algorithm For Solving Primal And Dual Geometric Programs,” pp., 155-181, Mathematical Programming Society, Inc., 76:155-181, Jan. 1, 1995.
Hershenson, M., et al., “GPCAD: A Tool for CMOS Op-Amp Synthesis” 8 pages, Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 296-303, Nov. 1998.
Hershenson, M., et al., “Posynomial models for MOSFETs” 9 pages, Jul. 7, 1998.
Chang, H, et al., “A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits” 6 pages, IEEE 1992 Custom Integrated Circuits Conference.
Chavez, J., et al, “Analog Design Optimization: A Case Study” 3 pages, IEEE, Jan. 1993.
Geilen, G., et al., “Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing”, pp. 707-713, IEEE Journal of Solid-State Circuits, vol. 25, No. 3, Jun. 1990.
Fishburn, J, et al., “TILOS: A Posynomial Programming Approach to Transistor Sizing” pp. 326-328, IEEE, 1985.
Maulik, P., et al., “Integer Programming Based on Topology Selection of Cell-Level Analog Circuits”, 12 pages, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, vol. 14, No. 4, Apr. 1995.
Swings, K., et al., “An Intelligent Analog IC Design System Based On Manipulation Of Design Equations” pp. 8.6.1-8.6.4, IEEE 1990, Custom Integrated Circuits Conference.
Nesterov, Y., et al., “Interior-Point Polynomial algorithms in Convex Programming” 8 pgs., 1994, Society for Industrial and Applied mathematics.
Yang, H.Z., et al., “Simulated Annealing Algorithm with Multi-Molecule: an Approach to Analog Synthesis” pp. 571-575, IEEE, 1996.
Wong, D.F., et al., “Simulated Annealing For VLSI Design” 6 pages, 1998, Kulwer Academic Publishers.
Maulik, P., et al., “Sizing of Cell-Level Analog Circuits Using Constrained Optimization Techniques” pp. 233-241, IEEE Journal of Solid-State Circuits, vol. 28, No. 3, Mar. 1993.
Ochotta, E, et al., “Synthesis of High -Performance Analog Circuits in ASTRX/OBLS” pp. 273-295, IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, vol. 15, No. 3, Mar. 1996.
Wright, S., “Primal-Dual Interior-Point Methods” pp. 1-3, http://www.siam.org/books/wright, Printed Aug. 19, 1998.
Shyu, J., et al., “Optimization-B

Affiliated with

Also associated with

Rating

Parser for signomial and geometric programs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parser for signomial and geometric programs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parser for signomial and geometric programs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3869018