Communications: electrical – Digital comparator systems
Patent
1975-10-28
1977-04-26
Atkinson, Charles E.
Communications: electrical
Digital comparator systems
235153AM, 235153AE, G06F 1110
Patent
active
040204596
ABSTRACT:
A diagnostic and parity generation arrangement is disclosed for use with a pair of duplicated processing units operating in synchronism. A distinct parity generator is associated with the "output bus" of each processor for indicating the parity of the information thereon. When a peripheral address register is loaded, the parity indications generated by the parity generators are compared to ensure that identical information is being applied to the output buses; and when information is written in memory, these same parity indications are combined to generate parity information over the data to be stored and over the address at which the data and the generated parity information are stored. These same parity indications are also utilized during read operations to generate another parity indication which is compared with a retrieved parity indication.
REFERENCES:
patent: 2892888 (1959-06-01), James et al.
patent: 3221154 (1965-11-01), Gesek et al.
patent: 3303482 (1967-02-01), Jenkins
patent: 3763470 (1973-10-01), Geng et al.
patent: 3789204 (1974-01-01), Barlow
patent: 3914741 (1975-10-01), Bonser et al.
Atkinson Charles E.
Bell Telephone Laboratories Incorporated
Landis Martin S.
LandOfFree
Parity generation and bus matching arrangement for synchronized does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parity generation and bus matching arrangement for synchronized , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity generation and bus matching arrangement for synchronized will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2090456