Communications: electrical – Digital comparator systems
Patent
1974-11-27
1976-02-10
Atkinson, Charles E.
Communications: electrical
Digital comparator systems
G06F 1110
Patent
active
039380831
ABSTRACT:
Method and apparatus are described for storing and retrieving data in the form of double-frequency coherent-phase signals having a plurality of "n" data bits, and particularly for making a parity check of such data. To make the parity check, the level of the signal is sampled at a first point between the beginning and middle of the first data bit, and at a second point between the middle and the end of the "n"th data bit. The levels of the two samples are compared, and a parity bit is generated of a level determined by whether "n" is an odd or even number, and whether there is to be odd or even parity. Described is a parity generating means in the form of an EXCLUSIVE-OR logical network to provide odd parity when "n" is an even number, or to provide even parity when "n" is an odd number. Also described is an equivalent logical network which can be used for effecting an even parity check when "n" is an even number, or an odd parity check when "n" is an odd number.
REFERENCES:
patent: 3436730 (1969-04-01), Widel
patent: 3524164 (1970-08-01), Cox et al.
patent: 3685015 (1972-08-01), Bocek
patent: 3763470 (1973-10-01), Geng et al.
Atkinson Charles E.
Barish Benjamin J.
Burroughs Corporation
Penn William B.
Stoess Karl
LandOfFree
Parity checking a double-frequency coherent-phase data signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parity checking a double-frequency coherent-phase data signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity checking a double-frequency coherent-phase data signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-153710