Parity-checked clock generator system

Details Parity-checked clock generator system Parity-checked clock generator system

1988-06-06

1990-01-23

Atkinson, Charles E.

Excavating

371 491, 371 494, G06F 1110

Patent

active

048963232

ABSTRACT:
A clock generator system is provided which includes several clock generators each containing a feedback shift register. A parity bit is calculated over the output of all shift registers and compared to an expected value. Additionally, a parity bit is calculated for each shift register, over the bits stored in the shift register, the number of ONE bits in a shift register being constant. A parity error at the output of the shift registers in combination with an error in the additional parity bit allows the correction of the erroneous clock pulse generated by the shift register in error.

REFERENCES:
patent: 3911261 (1975-10-01), Taylor
patent: 3988580 (1976-10-01), Warman et al.
patent: 4081662 (1978-03-01), Pehrson et al.
patent: 4088876 (1978-05-01), Rege
patent: 4124898 (1978-11-01), Munter
patent: 4322580 (1982-03-01), Khan et al.
patent: 4507784 (1985-03-01), Procter
patent: 4542509 (1985-09-01), Buchanan et al.
A. E. Linde, "Timing Pulse Checking and Distributing," IBM Technical Disclosure Bulletin, vol. 11, No. 10, Mar. 1969, pp. 1306-1307.
Grimes et al., Two-Dimensional Parity Error Correction Procedure, IBM Tech. Discl. Bulletin, vol. 25, No. 5, Oct. 1982, pp. 2686-2689.

Affiliated with

Also associated with

Rating

Parity-checked clock generator system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parity-checked clock generator system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parity-checked clock generator system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-649352